2 Fujitsu MB86A16 DVB-S/DSS DC Receiver driver
4 Copyright (C) 2005, 2006 Manu Abraham (abraham.manu@gmail.com)
6 This program is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 2 of the License, or
9 (at your option) any later version.
11 This program is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
16 You should have received a copy of the GNU General Public License
17 along with this program; if not, write to the Free Software
18 Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
21 #include <linux/init.h>
22 #include <linux/kernel.h>
23 #include <linux/module.h>
24 #include <linux/moduleparam.h>
26 #include "dvb_frontend.h"
28 #include "mb86a16_priv.h"
30 unsigned int verbose = 5;
31 module_param(verbose, int, 0644);
33 #define ABS(x) ((x) < 0 ? (-x) : (x))
35 struct mb86a16_state {
36 struct i2c_adapter *i2c_adap;
37 const struct mb86a16_config *config;
38 struct dvb_frontend frontend;
52 #define MB86A16_ERROR 0
53 #define MB86A16_NOTICE 1
54 #define MB86A16_INFO 2
55 #define MB86A16_DEBUG 3
57 #define dprintk(x, y, z, format, arg...) do { \
59 if ((x > MB86A16_ERROR) && (x > y)) \
60 printk(KERN_ERR "%s: " format "\n", __func__, ##arg); \
61 else if ((x > MB86A16_NOTICE) && (x > y)) \
62 printk(KERN_NOTICE "%s: " format "\n", __func__, ##arg); \
63 else if ((x > MB86A16_INFO) && (x > y)) \
64 printk(KERN_INFO "%s: " format "\n", __func__, ##arg); \
65 else if ((x > MB86A16_DEBUG) && (x > y)) \
66 printk(KERN_DEBUG "%s: " format "\n", __func__, ##arg); \
69 printk(format, ##arg); \
73 #define TRACE_IN dprintk(verbose, MB86A16_DEBUG, 1, "-->()")
74 #define TRACE_OUT dprintk(verbose, MB86A16_DEBUG, 1, "()-->")
76 static int mb86a16_write(struct mb86a16_state *state, u8 reg, u8 val)
79 u8 buf[] = { reg, val };
81 struct i2c_msg msg = {
82 .addr = state->config->demod_address,
88 dprintk(verbose, MB86A16_DEBUG, 1,
89 "writing to [0x%02x],Reg[0x%02x],Data[0x%02x]",
90 state->config->demod_address, buf[0], buf[1]);
92 ret = i2c_transfer(state->i2c_adap, &msg, 1);
94 return (ret != 1) ? -EREMOTEIO : 0;
97 static int mb86a16_read(struct mb86a16_state *state, u8 reg, u8 *val)
103 struct i2c_msg msg[] = {
105 .addr = state->config->demod_address,
110 .addr = state->config->demod_address,
116 ret = i2c_transfer(state->i2c_adap, msg, 2);
118 dprintk(verbose, MB86A16_ERROR, 1, "read error(reg=0x%02x, ret=0x%i)",
128 static int CNTM_set(struct mb86a16_state *state,
129 unsigned char timint1,
130 unsigned char timint2,
135 val = (timint1 << 4) | (timint2 << 2) | cnext;
136 if (mb86a16_write(state, MB86A16_CNTMR, val) < 0)
142 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
146 static int smrt_set(struct mb86a16_state *state, int rate)
150 unsigned char STOFS0, STOFS1;
152 m = 1 << state->deci;
153 tmp = (8192 * state->master_clk - 2 * m * rate * 8192 + state->master_clk / 2) / state->master_clk;
155 STOFS0 = tmp & 0x0ff;
156 STOFS1 = (tmp & 0xf00) >> 8;
158 if (mb86a16_write(state, MB86A16_SRATE1, (state->deci << 2) |
162 if (mb86a16_write(state, MB86A16_SRATE2, STOFS0) < 0)
164 if (mb86a16_write(state, MB86A16_SRATE3, STOFS1) < 0)
169 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
173 static int srst(struct mb86a16_state *state)
175 if (mb86a16_write(state, MB86A16_RESET, 0x04) < 0)
180 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
185 static int afcex_data_set(struct mb86a16_state *state,
186 unsigned char AFCEX_L,
187 unsigned char AFCEX_H)
189 if (mb86a16_write(state, MB86A16_AFCEXL, AFCEX_L) < 0)
191 if (mb86a16_write(state, MB86A16_AFCEXH, AFCEX_H) < 0)
196 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
201 static int afcofs_data_set(struct mb86a16_state *state,
202 unsigned char AFCEX_L,
203 unsigned char AFCEX_H)
205 if (mb86a16_write(state, 0x58, AFCEX_L) < 0)
207 if (mb86a16_write(state, 0x59, AFCEX_H) < 0)
212 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
216 static int stlp_set(struct mb86a16_state *state,
220 if (mb86a16_write(state, MB86A16_STRFILTCOEF1, (STRBS << 3) | (STRAS)) < 0)
225 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
229 static int Vi_set(struct mb86a16_state *state, unsigned char ETH, unsigned char VIA)
231 if (mb86a16_write(state, MB86A16_VISET2, 0x04) < 0)
233 if (mb86a16_write(state, MB86A16_VISET3, 0xf5) < 0)
238 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
242 static int initial_set(struct mb86a16_state *state)
244 if (stlp_set(state, 5, 7))
248 if (afcex_data_set(state, 0, 0))
252 if (afcofs_data_set(state, 0, 0))
256 if (mb86a16_write(state, MB86A16_CRLFILTCOEF1, 0x16) < 0)
258 if (mb86a16_write(state, 0x2f, 0x21) < 0)
260 if (mb86a16_write(state, MB86A16_VIMAG, 0x38) < 0)
262 if (mb86a16_write(state, MB86A16_FAGCS1, 0x00) < 0)
264 if (mb86a16_write(state, MB86A16_FAGCS2, 0x1c) < 0)
266 if (mb86a16_write(state, MB86A16_FAGCS3, 0x20) < 0)
268 if (mb86a16_write(state, MB86A16_FAGCS4, 0x1e) < 0)
270 if (mb86a16_write(state, MB86A16_FAGCS5, 0x23) < 0)
272 if (mb86a16_write(state, 0x54, 0xff) < 0)
274 if (mb86a16_write(state, MB86A16_TSOUT, 0x00) < 0)
280 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
284 static int S01T_set(struct mb86a16_state *state,
288 if (mb86a16_write(state, 0x33, (s1t << 3) | s0t) < 0)
293 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
298 static int EN_set(struct mb86a16_state *state,
304 val = 0x7a | (cren << 7) | (afcen << 2);
305 if (mb86a16_write(state, 0x49, val) < 0)
310 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
314 static int AFCEXEN_set(struct mb86a16_state *state,
322 else if (smrt > 9375)
324 else if (smrt > 2250)
329 if (mb86a16_write(state, 0x2a, 0x02 | (afcexen << 5) | (AFCA << 2)) < 0)
335 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
339 static int DAGC_data_set(struct mb86a16_state *state,
343 if (mb86a16_write(state, 0x2d, (DAGCA << 3) | DAGCW) < 0)
349 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
353 static void smrt_info_get(struct mb86a16_state *state, int rate)
356 state->deci = 0; state->csel = 0; state->rsel = 0;
357 } else if (rate >= 30001) {
358 state->deci = 0; state->csel = 0; state->rsel = 1;
359 } else if (rate >= 26251) {
360 state->deci = 0; state->csel = 1; state->rsel = 0;
361 } else if (rate >= 22501) {
362 state->deci = 0; state->csel = 1; state->rsel = 1;
363 } else if (rate >= 18751) {
364 state->deci = 1; state->csel = 0; state->rsel = 0;
365 } else if (rate >= 15001) {
366 state->deci = 1; state->csel = 0; state->rsel = 1;
367 } else if (rate >= 13126) {
368 state->deci = 1; state->csel = 1; state->rsel = 0;
369 } else if (rate >= 11251) {
370 state->deci = 1; state->csel = 1; state->rsel = 1;
371 } else if (rate >= 9376) {
372 state->deci = 2; state->csel = 0; state->rsel = 0;
373 } else if (rate >= 7501) {
374 state->deci = 2; state->csel = 0; state->rsel = 1;
375 } else if (rate >= 6563) {
376 state->deci = 2; state->csel = 1; state->rsel = 0;
377 } else if (rate >= 5626) {
378 state->deci = 2; state->csel = 1; state->rsel = 1;
379 } else if (rate >= 4688) {
380 state->deci = 3; state->csel = 0; state->rsel = 0;
381 } else if (rate >= 3751) {
382 state->deci = 3; state->csel = 0; state->rsel = 1;
383 } else if (rate >= 3282) {
384 state->deci = 3; state->csel = 1; state->rsel = 0;
385 } else if (rate >= 2814) {
386 state->deci = 3; state->csel = 1; state->rsel = 1;
387 } else if (rate >= 2344) {
388 state->deci = 4; state->csel = 0; state->rsel = 0;
389 } else if (rate >= 1876) {
390 state->deci = 4; state->csel = 0; state->rsel = 1;
391 } else if (rate >= 1641) {
392 state->deci = 4; state->csel = 1; state->rsel = 0;
393 } else if (rate >= 1407) {
394 state->deci = 4; state->csel = 1; state->rsel = 1;
395 } else if (rate >= 1172) {
396 state->deci = 5; state->csel = 0; state->rsel = 0;
397 } else if (rate >= 939) {
398 state->deci = 5; state->csel = 0; state->rsel = 1;
399 } else if (rate >= 821) {
400 state->deci = 5; state->csel = 1; state->rsel = 0;
402 state->deci = 5; state->csel = 1; state->rsel = 1;
405 if (state->csel == 0)
406 state->master_clk = 92000;
408 state->master_clk = 61333;
412 static int signal_det(struct mb86a16_state *state,
426 if (CNTM_set(state, 2, 1, 2) < 0) {
427 dprintk(verbose, MB86A16_ERROR, 1, "CNTM set Error");
432 if (CNTM_set(state, 3, 1, 2) < 0) {
433 dprintk(verbose, MB86A16_ERROR, 1, "CNTM set Error");
438 for (i = 0; i < 3; i++) {
440 smrtd = smrt * 98 / 100;
444 smrtd = smrt * 102 / 100;
445 smrt_info_get(state, smrtd);
446 smrt_set(state, smrtd);
448 wait_t = (wait_sym + 99 * smrtd / 100) / smrtd;
451 msleep_interruptible(10);
452 if (mb86a16_read(state, 0x37, &(S[i])) != 2) {
453 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
457 if ((S[1] > S[0] * 112 / 100) &&
458 (S[1] > S[2] * 112 / 100)) {
466 if (CNTM_set(state, 0, 1, 2) < 0) {
467 dprintk(verbose, MB86A16_ERROR, 1, "CNTM set Error");
474 static int rf_val_set(struct mb86a16_state *state,
479 unsigned char C, F, B;
481 unsigned char rf_val[5];
486 else if (smrt > 18875)
488 else if (smrt > 5500 )
495 else if (smrt > 9375)
497 else if (smrt > 4625)
523 M = f * (1 << R) / 2;
525 rf_val[0] = 0x01 | (C << 3) | (F << 1);
526 rf_val[1] = (R << 5) | ((M & 0x1f000) >> 12);
527 rf_val[2] = (M & 0x00ff0) >> 4;
528 rf_val[3] = ((M & 0x0000f) << 4) | B;
531 if (mb86a16_write(state, 0x21, rf_val[0]) < 0)
533 if (mb86a16_write(state, 0x22, rf_val[1]) < 0)
535 if (mb86a16_write(state, 0x23, rf_val[2]) < 0)
537 if (mb86a16_write(state, 0x24, rf_val[3]) < 0)
539 if (mb86a16_write(state, 0x25, 0x01) < 0)
542 dprintk(verbose, MB86A16_ERROR, 1, "RF Setup - I2C transfer error");
549 static int afcerr_chk(struct mb86a16_state *state)
551 unsigned char AFCM_L, AFCM_H ;
555 if (mb86a16_read(state, 0x0e, &AFCM_L) != 2)
557 if (mb86a16_read(state, 0x0f, &AFCM_H) != 2)
560 AFCM = (AFCM_H << 8) + AFCM_L;
566 afcerr = afcm * state->master_clk / 8192;
571 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
575 static int dagcm_val_get(struct mb86a16_state *state)
578 unsigned char DAGCM_H, DAGCM_L;
580 if (mb86a16_read(state, 0x45, &DAGCM_L) != 2)
582 if (mb86a16_read(state, 0x46, &DAGCM_H) != 2)
585 DAGCM = (DAGCM_H << 8) + DAGCM_L;
590 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
594 static int mb86a16_read_status(struct dvb_frontend *fe, fe_status_t *status)
596 struct mb86a16_state *state = fe->demodulator_priv;
598 if (state->signal & 0x02)
599 *status |= FE_HAS_VITERBI;
600 if (state->signal & 0x01)
601 *status |= FE_HAS_SYNC;
602 if (state->signal & 0x03)
603 *status |= FE_HAS_LOCK;
608 static int sync_chk(struct mb86a16_state *state,
614 if (mb86a16_read(state, 0x0d, &val) != 2)
617 dprintk(verbose, MB86A16_INFO, 1, "Status = %02x,", val);
619 *VIRM = (val & 0x1c) >> 2;
623 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
628 static int freqerr_chk(struct mb86a16_state *state,
633 unsigned char CRM, AFCML, AFCMH;
634 unsigned char temp1, temp2, temp3;
636 int crrerr, afcerr; // [kHz]
638 int afcen, afcexen = 0;
639 int R, M, fOSC, fOSC_OFS;
641 if (mb86a16_read(state, 0x43, &CRM) != 2)
649 crrerr = smrt * crm / 256;
650 if (mb86a16_read(state, 0x49, &temp1) != 2)
653 afcen = (temp1 & 0x04) >> 2;
655 if (mb86a16_read(state, 0x2a, &temp1) != 2)
657 afcexen = (temp1 & 0x20) >> 5;
661 if (mb86a16_read(state, 0x0e, &AFCML) != 2)
663 if (mb86a16_read(state, 0x0f, &AFCMH) != 2)
665 } else if (afcexen == 1) {
666 if (mb86a16_read(state, 0x2b, &AFCML) != 2)
668 if (mb86a16_read(state, 0x2c, &AFCMH) != 2)
671 if ((afcen == 1) || (afcexen == 1)) {
672 smrt_info_get(state, smrt);
673 AFCM = ((AFCMH & 0x01) << 8) + AFCML;
679 afcerr = afcm * state->master_clk / 8192;
683 if (mb86a16_read(state, 0x22, &temp1) != 2)
685 if (mb86a16_read(state, 0x23, &temp2) != 2)
687 if (mb86a16_read(state, 0x24, &temp3) != 2)
690 R = (temp1 & 0xe0) >> 5;
691 M = ((temp1 & 0x1f) << 12) + (temp2 << 4) + (temp3 >> 4);
697 fOSC_OFS = fOSC - fTP;
699 if (unit == 0) { //[MHz]
700 if (crrerr + afcerr + fOSC_OFS * 1000 >= 0)
701 frqerr = (crrerr + afcerr + fOSC_OFS * 1000 + 500) / 1000;
703 frqerr = (crrerr + afcerr + fOSC_OFS * 1000 - 500) / 1000;
705 frqerr = crrerr + afcerr + fOSC_OFS * 1000;
710 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
714 static unsigned char vco_dev_get(struct mb86a16_state *state, int smrt)
726 static void swp_info_get(struct mb86a16_state *state,
733 unsigned char *AFCEX_L,
734 unsigned char *AFCEX_H)
739 crnt_swp_freq = fOSC_start * 1000 + v * swp_ofs;
742 *fOSC = (crnt_swp_freq + 1000) / 2000 * 2;
744 *fOSC = (crnt_swp_freq + 500) / 1000;
746 if (*fOSC >= crnt_swp_freq)
747 *afcex_freq = *fOSC *1000 - crnt_swp_freq;
749 *afcex_freq = crnt_swp_freq - *fOSC * 1000;
751 AFCEX = *afcex_freq * 8192 / state->master_clk;
752 *AFCEX_L = AFCEX & 0x00ff;
753 *AFCEX_H = (AFCEX & 0x0f00) >> 8;
757 static int swp_freq_calcuation(struct mb86a16_state *state, int i, int v, int *V, int vmax, int vmin,
758 int SIGMIN, int fOSC, int afcex_freq, int swp_ofs, unsigned char *SIG1)
762 if ((i % 2 == 1) && (v <= vmax)) {
763 // positive v (case 1)
764 if ((v - 1 == vmin) &&
765 (*(V + 30 + v) >= 0) &&
766 (*(V + 30 + v - 1) >= 0) &&
767 (*(V + 30 + v - 1) > *(V + 30 + v)) &&
768 (*(V + 30 + v - 1) > SIGMIN)) {
770 swp_freq = fOSC * 1000 + afcex_freq - swp_ofs;
771 *SIG1 = *(V + 30 + v - 1);
772 } else if ((v == vmax) &&
773 (*(V + 30 + v) >= 0) &&
774 (*(V + 30 + v - 1) >= 0) &&
775 (*(V + 30 + v) > *(V + 30 + v - 1)) &&
776 (*(V + 30 + v) > SIGMIN)) {
778 swp_freq = fOSC * 1000 + afcex_freq;
779 *SIG1 = *(V + 30 + v);
780 } else if ((*(V + 30 + v) > 0) &&
781 (*(V + 30 + v - 1) > 0) &&
782 (*(V + 30 + v - 2) > 0) &&
783 (*(V + 30 + v - 3) > 0) &&
784 (*(V + 30 + v - 1) > *(V + 30 + v)) &&
785 (*(V + 30 + v - 2) > *(V + 30 + v - 3)) &&
786 ((*(V + 30 + v - 1) > SIGMIN) ||
787 (*(V + 30 + v - 2) > SIGMIN))) {
789 if (*(V + 30 + v - 1) >= *(V + 30 + v - 2)) {
790 swp_freq = fOSC * 1000 + afcex_freq - swp_ofs;
791 *SIG1 = *(V + 30 + v - 1);
793 swp_freq = fOSC * 1000 + afcex_freq - swp_ofs * 2;
794 *SIG1 = *(V + 30 + v - 2);
796 } else if ((v == vmax) &&
797 (*(V + 30 + v) >= 0) &&
798 (*(V + 30 + v - 1) >= 0) &&
799 (*(V + 30 + v - 2) >= 0) &&
800 (*(V + 30 + v) > *(V + 30 + v - 2)) &&
801 (*(V + 30 + v - 1) > *(V + 30 + v - 2)) &&
802 ((*(V + 30 + v) > SIGMIN) ||
803 (*(V + 30 + v - 1) > SIGMIN))) {
805 if (*(V + 30 + v) >= *(V + 30 + v - 1)) {
806 swp_freq = fOSC * 1000 + afcex_freq;
807 *SIG1 = *(V + 30 + v);
809 swp_freq = fOSC * 1000 + afcex_freq - swp_ofs;
810 *SIG1 = *(V + 30 + v - 1);
815 } else if ((i % 2 == 0) && (v >= vmin)) {
816 // Negative v (case 1)
817 if ((*(V + 30 + v) > 0) &&
818 (*(V + 30 + v + 1) > 0) &&
819 (*(V + 30 + v + 2) > 0) &&
820 (*(V + 30 + v + 1) > *(V + 30 + v)) &&
821 (*(V + 30 + v + 1) > *(V + 30 + v + 2)) &&
822 (*(V + 30 + v + 1) > SIGMIN)) {
824 swp_freq = fOSC * 1000 + afcex_freq + swp_ofs;
825 *SIG1 = *(V + 30 + v + 1);
826 } else if ((v + 1 == vmax) &&
827 (*(V + 30 + v) >= 0) &&
828 (*(V + 30 + v + 1) >= 0) &&
829 (*(V + 30 + v + 1) > *(V + 30 + v)) &&
830 (*(V + 30 + v + 1) > SIGMIN)) {
832 swp_freq = fOSC * 1000 + afcex_freq + swp_ofs;
833 *SIG1 = *(V + 30 + v);
834 } else if ((v == vmin) &&
835 (*(V + 30 + v) > 0) &&
836 (*(V + 30 + v + 1) > 0) &&
837 (*(V + 30 + v + 2) > 0) &&
838 (*(V + 30 + v) > *(V + 30 + v + 1)) &&
839 (*(V + 30 + v) > *(V + 30 + v + 2)) &&
840 (*(V + 30 + v) > SIGMIN)) {
842 swp_freq = fOSC * 1000 + afcex_freq;
843 *SIG1 = *(V + 30 + v);
844 } else if ((*(V + 30 + v) >= 0) &&
845 (*(V + 30 + v + 1) >= 0) &&
846 (*(V + 30 + v + 2) >= 0) &&
847 (*(V +30 + v + 3) >= 0) &&
848 (*(V + 30 + v + 1) > *(V + 30 + v)) &&
849 (*(V + 30 + v + 2) > *(V + 30 + v + 3)) &&
850 ((*(V + 30 + v + 1) > SIGMIN) ||
851 (*(V + 30 + v + 2) > SIGMIN))) {
853 if (*(V + 30 + v + 1) >= *(V + 30 + v + 2)) {
854 swp_freq = fOSC * 1000 + afcex_freq + swp_ofs;
855 *SIG1 = *(V + 30 + v + 1);
857 swp_freq = fOSC * 1000 + afcex_freq + swp_ofs * 2;
858 *SIG1 = *(V + 30 + v + 2);
860 } else if ((*(V + 30 + v) >= 0) &&
861 (*(V + 30 + v + 1) >= 0) &&
862 (*(V + 30 + v + 2) >= 0) &&
863 (*(V + 30 + v + 3) >= 0) &&
864 (*(V + 30 + v) > *(V + 30 + v + 2)) &&
865 (*(V + 30 + v + 1) > *(V + 30 + v + 2)) &&
866 (*(V + 30 + v) > *(V + 30 + v + 3)) &&
867 (*(V + 30 + v + 1) > *(V + 30 + v + 3)) &&
868 ((*(V + 30 + v) > SIGMIN) ||
869 (*(V + 30 + v + 1) > SIGMIN))) {
871 if (*(V + 30 + v) >= *(V + 30 + v + 1)) {
872 swp_freq = fOSC * 1000 + afcex_freq;
873 *SIG1 = *(V + 30 + v);
875 swp_freq = fOSC * 1000 + afcex_freq + swp_ofs;
876 *SIG1 = *(V + 30 + v + 1);
878 } else if ((v + 2 == vmin) &&
879 (*(V + 30 + v) >= 0) &&
880 (*(V + 30 + v + 1) >= 0) &&
881 (*(V + 30 + v + 2) >= 0) &&
882 (*(V + 30 + v + 1) > *(V + 30 + v)) &&
883 (*(V + 30 + v + 2) > *(V + 30 + v)) &&
884 ((*(V + 30 + v + 1) > SIGMIN) ||
885 (*(V + 30 + v + 2) > SIGMIN))) {
887 if (*(V + 30 + v + 1) >= *(V + 30 + v + 2)) {
888 swp_freq = fOSC * 1000 + afcex_freq + swp_ofs;
889 *SIG1 = *(V + 30 + v + 1);
891 swp_freq = fOSC * 1000 + afcex_freq + swp_ofs * 2;
892 *SIG1 = *(V + 30 + v + 2);
894 } else if ((vmax == 0) && (vmin == 0) && (*(V + 30 + v) > SIGMIN)) {
895 swp_freq = fOSC * 1000;
896 *SIG1 = *(V + 30 + v);
897 } else swp_freq = -1;
898 } else swp_freq = -1;
903 static void swp_info_get2(struct mb86a16_state *state,
909 unsigned char *AFCEX_L,
910 unsigned char *AFCEX_H)
915 *fOSC = (swp_freq + 1000) / 2000 * 2;
917 *fOSC = (swp_freq + 500) / 1000;
919 if (*fOSC >= swp_freq)
920 *afcex_freq = *fOSC * 1000 - swp_freq;
922 *afcex_freq = swp_freq - *fOSC * 1000;
924 AFCEX = *afcex_freq * 8192 / state->master_clk;
925 *AFCEX_L = AFCEX & 0x00ff;
926 *AFCEX_H = (AFCEX & 0x0f00) >> 8;
929 static void afcex_info_get(struct mb86a16_state *state,
931 unsigned char *AFCEX_L,
932 unsigned char *AFCEX_H)
936 AFCEX = afcex_freq * 8192 / state->master_clk;
937 *AFCEX_L = AFCEX & 0x00ff;
938 *AFCEX_H = (AFCEX & 0x0f00) >> 8;
941 static int SEQ_set(struct mb86a16_state *state, unsigned char loop)
944 if (mb86a16_write(state, 0x32, 0x02 | (loop << 2)) < 0) {
945 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
952 static int iq_vt_set(struct mb86a16_state *state, unsigned char IQINV)
954 // Viterbi Rate, IQ Settings
955 if (mb86a16_write(state, 0x06, 0xdf | (IQINV << 5)) < 0) {
956 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
963 static int FEC_srst(struct mb86a16_state *state)
965 if (mb86a16_write(state, MB86A16_RESET, 0x02) < 0) {
966 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
973 static int S2T_set(struct mb86a16_state *state, unsigned char S2T)
975 if (mb86a16_write(state, 0x34, 0x70 | S2T) < 0) {
976 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
983 static int S45T_set(struct mb86a16_state *state, unsigned char S4T, unsigned char S5T)
985 if (mb86a16_write(state, 0x35, 0x00 | (S5T << 4) | S4T) < 0) {
986 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
994 static int mb86a16_set_fe(struct mb86a16_state *state)
1007 unsigned char CREN, AFCEN, AFCEXEN;
1009 unsigned char TIMINT1, TIMINT2, TIMEXT;
1010 unsigned char S0T, S1T;
1012 // unsigned char S2T, S3T;
1013 unsigned char S4T, S5T;
1014 unsigned char AFCEX_L, AFCEX_H;
1017 unsigned char ETH, VIA;
1023 int vmax_his, vmin_his;
1024 int swp_freq, prev_swp_freq[20];
1030 int temp_freq, delta_freq;
1038 dprintk(verbose, MB86A16_INFO, 1, "freq=%d Mhz, symbrt=%d Ksps", state->frequency, state->srate);
1041 swp_ofs = state->srate / 4;
1043 for (i = 0; i < 60; i++)
1046 for (i = 0; i < 20; i++)
1047 prev_swp_freq[i] = 0;
1051 for (n = 0; ((n < 3) && (ret == -1)); n++) {
1053 iq_vt_set(state, 0);
1064 if (initial_set(state) < 0) {
1065 dprintk(verbose, MB86A16_ERROR, 1, "initial set failed");
1068 if (DAGC_data_set(state, 3, 2) < 0) {
1069 dprintk(verbose, MB86A16_ERROR, 1, "DAGC data set error");
1072 if (EN_set(state, CREN, AFCEN) < 0) {
1073 dprintk(verbose, MB86A16_ERROR, 1, "EN set error");
1074 return -1; // (0, 0)
1076 if (AFCEXEN_set(state, AFCEXEN, state->srate) < 0) {
1077 dprintk(verbose, MB86A16_ERROR, 1, "AFCEXEN set error");
1078 return -1; // (1, smrt) = (1, symbolrate)
1080 if (CNTM_set(state, TIMINT1, TIMINT2, TIMEXT) < 0) {
1081 dprintk(verbose, MB86A16_ERROR, 1, "CNTM set error");
1082 return -1; // (0, 1, 2)
1084 if (S01T_set(state, S1T, S0T) < 0) {
1085 dprintk(verbose, MB86A16_ERROR, 1, "S01T set error");
1086 return -1; // (0, 0)
1088 smrt_info_get(state, state->srate);
1089 if (smrt_set(state, state->srate) < 0) {
1090 dprintk(verbose, MB86A16_ERROR, 1, "smrt info get error");
1094 R = vco_dev_get(state, state->srate);
1096 fOSC_start = state->frequency;
1099 if (state->frequency % 2 == 0) {
1100 fOSC_start = state->frequency;
1102 fOSC_start = state->frequency + 1;
1103 if (fOSC_start > 2150)
1104 fOSC_start = state->frequency - 1;
1108 ftemp = fOSC_start * 1000;
1111 ftemp = ftemp + swp_ofs;
1115 if (ftemp > 2150000) {
1119 else if ((ftemp == 2150000) || (ftemp - state->frequency * 1000 >= fcp + state->srate / 4))
1124 ftemp = fOSC_start * 1000;
1127 ftemp = ftemp - swp_ofs;
1131 if (ftemp < 950000) {
1135 else if ((ftemp == 950000) || (state->frequency * 1000 - ftemp >= fcp + state->srate / 4))
1139 wait_t = (8000 + state->srate / 2) / state->srate;
1153 swp_info_get(state, fOSC_start, state->srate,
1154 v, R, swp_ofs, &fOSC,
1155 &afcex_freq, &AFCEX_L, &AFCEX_H);
1158 if (rf_val_set(state, fOSC, state->srate, R) < 0) {
1159 dprintk(verbose, MB86A16_ERROR, 1, "rf val set error");
1163 if (afcex_data_set(state, AFCEX_L, AFCEX_H) < 0) {
1164 dprintk(verbose, MB86A16_ERROR, 1, "afcex data set error");
1167 if (srst(state) < 0) {
1168 dprintk(verbose, MB86A16_ERROR, 1, "srst error");
1171 msleep_interruptible(wait_t);
1173 if (mb86a16_read(state, 0x37, &SIG1) != 2) {
1174 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
1178 swp_freq = swp_freq_calcuation(state, i, v, V, vmax, vmin,
1179 SIG1MIN, fOSC, afcex_freq,
1180 swp_ofs, &SIG1); //changed
1183 for (j = 0; j < prev_freq_num; j++) {
1184 if ((ABS(prev_swp_freq[j] - swp_freq)) < (swp_ofs * 3 / 2)) {
1186 dprintk(verbose, MB86A16_INFO, 1, "Probably Duplicate Signal, j = %d", j);
1189 if ((signal_dupl == 0) && (swp_freq > 0) && (ABS(swp_freq - state->frequency * 1000) < fcp + state->srate / 6)) {
1190 dprintk(verbose, MB86A16_DEBUG, 1, "------ Signal detect ------ [swp_freq=[%07d, srate=%05d]]", swp_freq, state->srate);
1191 prev_swp_freq[prev_freq_num] = swp_freq;
1193 swp_info_get2(state, state->srate, R, swp_freq,
1195 &AFCEX_L, &AFCEX_H);
1197 if (rf_val_set(state, fOSC, state->srate, R) < 0) {
1198 dprintk(verbose, MB86A16_ERROR, 1, "rf val set error");
1201 if (afcex_data_set(state, AFCEX_L, AFCEX_H) < 0) {
1202 dprintk(verbose, MB86A16_ERROR, 1, "afcex data set error");
1205 signal = signal_det(state, state->srate, &SIG1);
1207 dprintk(verbose, MB86A16_ERROR, 1, "***** Signal Found *****");
1210 dprintk(verbose, MB86A16_ERROR, 1, "!!!!! No signal !!!!!, try again...");
1211 smrt_info_get(state, state->srate);
1212 if (smrt_set(state, state->srate) < 0) {
1213 dprintk(verbose, MB86A16_ERROR, 1, "smrt set error");
1224 if ((i % 2 == 1) && (vmax_his == 1))
1226 if ((i % 2 == 0) && (vmin_his == 1))
1234 if ((vmax_his == 1) && (vmin_his == 1))
1239 dprintk(verbose, MB86A16_INFO, 1, " Start Freq Error Check");
1246 if (S01T_set(state, S1T, S0T) < 0) {
1247 dprintk(verbose, MB86A16_ERROR, 1, "S01T set error");
1250 smrt_info_get(state, state->srate);
1251 if (smrt_set(state, state->srate) < 0) {
1252 dprintk(verbose, MB86A16_ERROR, 1, "smrt set error");
1255 if (EN_set(state, CREN, AFCEN) < 0) {
1256 dprintk(verbose, MB86A16_ERROR, 1, "EN set error");
1259 if (AFCEXEN_set(state, AFCEXEN, state->srate) < 0) {
1260 dprintk(verbose, MB86A16_ERROR, 1, "AFCEXEN set error");
1263 afcex_info_get(state, afcex_freq, &AFCEX_L, &AFCEX_H);
1264 if (afcofs_data_set(state, AFCEX_L, AFCEX_H) < 0) {
1265 dprintk(verbose, MB86A16_ERROR, 1, "AFCOFS data set error");
1268 if (srst(state) < 0) {
1269 dprintk(verbose, MB86A16_ERROR, 1, "srst error");
1273 wait_t = 200000 / state->master_clk + 200000 / state->srate;
1275 afcerr = afcerr_chk(state);
1279 swp_freq = fOSC * 1000 + afcerr ;
1281 if (state->srate >= 1500)
1282 smrt_d = state->srate / 3;
1284 smrt_d = state->srate / 2;
1285 smrt_info_get(state, smrt_d);
1286 if (smrt_set(state, smrt_d) < 0) {
1287 dprintk(verbose, MB86A16_ERROR, 1, "smrt set error");
1290 if (AFCEXEN_set(state, AFCEXEN, smrt_d) < 0) {
1291 dprintk(verbose, MB86A16_ERROR, 1, "AFCEXEN set error");
1294 R = vco_dev_get(state, smrt_d);
1295 if (DAGC_data_set(state, 2, 0) < 0) {
1296 dprintk(verbose, MB86A16_ERROR, 1, "DAGC data set error");
1299 for (i = 0; i < 3; i++) {
1300 temp_freq = swp_freq + (i - 1) * state->srate / 8;
1301 swp_info_get2(state, smrt_d, R, temp_freq, &afcex_freq, &fOSC, &AFCEX_L, &AFCEX_H);
1302 if (rf_val_set(state, fOSC, smrt_d, R) < 0) {
1303 dprintk(verbose, MB86A16_ERROR, 1, "rf val set error");
1306 if (afcex_data_set(state, AFCEX_L, AFCEX_H) < 0) {
1307 dprintk(verbose, MB86A16_ERROR, 1, "afcex data set error");
1310 wait_t = 200000 / state->master_clk + 40000 / smrt_d;
1312 dagcm[i] = dagcm_val_get(state);
1314 if ((dagcm[0] > dagcm[1]) &&
1315 (dagcm[0] > dagcm[2]) &&
1316 (dagcm[0] - dagcm[1] > 2 * (dagcm[2] - dagcm[1]))) {
1318 temp_freq = swp_freq - 2 * state->srate / 8;
1319 swp_info_get2(state, smrt_d, R, temp_freq, &afcex_freq, &fOSC, &AFCEX_L, &AFCEX_H);
1320 if (rf_val_set(state, fOSC, smrt_d, R) < 0) {
1321 dprintk(verbose, MB86A16_ERROR, 1, "rf val set error");
1324 if (afcex_data_set(state, AFCEX_L, AFCEX_H) < 0) {
1325 dprintk(verbose, MB86A16_ERROR, 1, "afcex data set");
1328 wait_t = 200000 / state->master_clk + 40000 / smrt_d;
1330 dagcm[3] = dagcm_val_get(state);
1331 if (dagcm[3] > dagcm[1])
1332 delta_freq = (dagcm[2] - dagcm[0] + dagcm[1] - dagcm[3]) * state->srate / 300;
1335 } else if ((dagcm[2] > dagcm[1]) &&
1336 (dagcm[2] > dagcm[0]) &&
1337 (dagcm[2] - dagcm[1] > 2 * (dagcm[0] - dagcm[1]))) {
1339 temp_freq = swp_freq + 2 * state->srate / 8;
1340 swp_info_get2(state, smrt_d, R, temp_freq, &afcex_freq, &fOSC, &AFCEX_L, &AFCEX_H);
1341 if (rf_val_set(state, fOSC, smrt_d, R) < 0) {
1342 dprintk(verbose, MB86A16_ERROR, 1, "rf val set");
1345 if (afcex_data_set(state, AFCEX_L, AFCEX_H) < 0) {
1346 dprintk(verbose, MB86A16_ERROR, 1, "afcex data set");
1349 wait_t = 200000 / state->master_clk + 40000 / smrt_d;
1351 dagcm[3] = dagcm_val_get(state);
1352 if (dagcm[3] > dagcm[1])
1353 delta_freq = (dagcm[2] - dagcm[0] + dagcm[3] - dagcm[1]) * state->srate / 300;
1360 dprintk(verbose, MB86A16_INFO, 1, "SWEEP Frequency = %d", swp_freq);
1361 swp_freq += delta_freq;
1362 dprintk(verbose, MB86A16_INFO, 1, "Adjusting .., DELTA Freq = %d, SWEEP Freq=%d", delta_freq, swp_freq);
1363 if (ABS(state->frequency * 1000 - swp_freq) > 3800) {
1364 dprintk(verbose, MB86A16_INFO, 1, "NO -- SIGNAL !");
1373 if (S01T_set(state, S1T, S0T) < 0) {
1374 dprintk(verbose, MB86A16_ERROR, 1, "S01T set error");
1377 if (DAGC_data_set(state, 0, 0) < 0) {
1378 dprintk(verbose, MB86A16_ERROR, 1, "DAGC data set error");
1381 R = vco_dev_get(state, state->srate);
1382 smrt_info_get(state, state->srate);
1383 if (smrt_set(state, state->srate) < 0) {
1384 dprintk(verbose, MB86A16_ERROR, 1, "smrt set error");
1387 if (EN_set(state, CREN, AFCEN) < 0) {
1388 dprintk(verbose, MB86A16_ERROR, 1, "EN set error");
1391 if (AFCEXEN_set(state, AFCEXEN, state->srate) < 0) {
1392 dprintk(verbose, MB86A16_ERROR, 1, "AFCEXEN set error");
1395 swp_info_get2(state, state->srate, R, swp_freq, &afcex_freq, &fOSC, &AFCEX_L, &AFCEX_H);
1396 if (rf_val_set(state, fOSC, state->srate, R) < 0) {
1397 dprintk(verbose, MB86A16_ERROR, 1, "rf val set error");
1400 if (afcex_data_set(state, AFCEX_L, AFCEX_H) < 0) {
1401 dprintk(verbose, MB86A16_ERROR, 1, "afcex data set error");
1404 if (srst(state) < 0) {
1405 dprintk(verbose, MB86A16_ERROR, 1, "srst error");
1408 wait_t = 7 + (10000 + state->srate / 2) / state->srate;
1411 msleep_interruptible(wait_t);
1412 if (mb86a16_read(state, 0x37, &SIG1) != 2) {
1413 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
1418 S2T = 4; S4T = 1; S5T = 6; ETH = 4; VIA = 6;
1419 wait_t = 7 + (917504 + state->srate / 2) / state->srate;
1420 } else if (SIG1 > 105) {
1421 S2T = 4; S4T = 2; S5T = 8; ETH = 7; VIA = 2;
1422 wait_t = 7 + (1048576 + state->srate / 2) / state->srate;
1423 } else if (SIG1 > 85) {
1424 S2T = 5; S4T = 2; S5T = 8; ETH = 7; VIA = 2;
1425 wait_t = 7 + (1310720 + state->srate / 2) / state->srate;
1426 } else if (SIG1 > 65) {
1427 S2T = 6; S4T = 2; S5T = 8; ETH = 7; VIA = 2;
1428 wait_t = 7 + (1572864 + state->srate / 2) / state->srate;
1430 S2T = 7; S4T = 2; S5T = 8; ETH = 7; VIA = 2;
1431 wait_t = 7 + (2097152 + state->srate / 2) / state->srate;
1433 wait_t *= 2; /* FOS */
1434 S2T_set(state, S2T);
1435 S45T_set(state, S4T, S5T);
1436 Vi_set(state, ETH, VIA);
1438 msleep_interruptible(wait_t);
1439 sync = sync_chk(state, &VIRM);
1440 dprintk(verbose, MB86A16_INFO, 1, "-------- Viterbi=[%d] SYNC=[%d] ---------", VIRM, sync);
1441 if (mb86a16_read(state, 0x0d, &state->signal) != 2) {
1442 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
1446 if (VIRM == 4) { // 5/6
1448 wait_t = ( 786432 + state->srate / 2) / state->srate;
1450 wait_t = (1572864 + state->srate / 2) / state->srate;
1451 if (state->srate < 5000)
1452 // FIXME ! , should be a long wait !
1453 msleep_interruptible(wait_t);
1455 msleep_interruptible(wait_t);
1457 if (sync_chk(state, &junk) == 0) {
1458 iq_vt_set(state, 1);
1462 wait_t = ( 786432 + state->srate / 2) / state->srate;
1464 wait_t = (1572864 + state->srate / 2) / state->srate;
1466 msleep_interruptible(wait_t);
1468 } else { // 1/2, 2/3, 3/4, 7/8
1470 wait_t = ( 786432 + state->srate / 2) / state->srate;
1472 wait_t = (1572864 + state->srate / 2) / state->srate;
1474 msleep_interruptible(wait_t);
1478 dprintk(verbose, MB86A16_INFO, 1, "NO -- SIGNAL");
1483 dprintk (verbose, MB86A16_INFO, 1, "NO -- SIGNAL");
1486 sync = sync_chk(state, &junk);
1488 dprintk(verbose, MB86A16_INFO, 1, "******* SYNC *******");
1489 freqerr_chk(state, state->frequency, state->srate, 1);
1493 mb86a16_read(state, 0x15, &agcval);
1494 mb86a16_read(state, 0x26, &cnmval);
1495 dprintk(verbose, MB86A16_INFO, 1, "AGC = %02x CNM = %02x", agcval, cnmval);
1500 static int mb86a16_send_diseqc_msg(struct dvb_frontend *fe,
1501 struct dvb_diseqc_master_cmd *cmd)
1503 struct mb86a16_state *state = fe->demodulator_priv;
1507 if (mb86a16_write(state, MB86A16_DCC1, MB86A16_DCC1_DISTA) < 0)
1509 if (mb86a16_write(state, MB86A16_DCCOUT, 0x00) < 0)
1511 if (mb86a16_write(state, MB86A16_TONEOUT2, 0x04) < 0)
1516 if (cmd->msg_len > 5 || cmd->msg_len < 4)
1519 for (i = 0; i < cmd->msg_len; i++) {
1520 if (mb86a16_write(state, regs, cmd->msg[i]) < 0)
1527 msleep_interruptible(10);
1529 if (mb86a16_write(state, MB86A16_DCC1, i) < 0)
1531 if (mb86a16_write(state, MB86A16_DCCOUT, MB86A16_DCCOUT_DISEN) < 0)
1537 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
1541 static int mb86a16_send_diseqc_burst(struct dvb_frontend *fe, fe_sec_mini_cmd_t burst)
1543 struct mb86a16_state *state = fe->demodulator_priv;
1547 if (mb86a16_write(state, MB86A16_DCC1, MB86A16_DCC1_DISTA |
1549 MB86A16_DCC1_TBO) < 0)
1551 if (mb86a16_write(state, MB86A16_DCCOUT, MB86A16_DCCOUT_DISEN) < 0)
1555 if (mb86a16_write(state, MB86A16_DCC1, MB86A16_DCC1_DISTA |
1556 MB86A16_DCC1_TBEN) < 0)
1558 if (mb86a16_write(state, MB86A16_DCCOUT, MB86A16_DCCOUT_DISEN) < 0)
1565 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
1569 static int mb86a16_set_tone(struct dvb_frontend *fe, fe_sec_tone_mode_t tone)
1571 struct mb86a16_state *state = fe->demodulator_priv;
1575 if (mb86a16_write(state, MB86A16_TONEOUT2, 0x00) < 0)
1577 if (mb86a16_write(state, MB86A16_DCC1, MB86A16_DCC1_DISTA |
1578 MB86A16_DCC1_CTOE) < 0)
1581 if (mb86a16_write(state, MB86A16_DCCOUT, MB86A16_DCCOUT_DISEN) < 0)
1585 if (mb86a16_write(state, MB86A16_TONEOUT2, 0x04) < 0)
1587 if (mb86a16_write(state, MB86A16_DCC1, MB86A16_DCC1_DISTA) < 0)
1589 if (mb86a16_write(state, MB86A16_DCCOUT, 0x00) < 0)
1598 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
1602 #define MB86A16_FE_ALGO 1
1604 static int mb86a16_frontend_algo(struct dvb_frontend *fe)
1606 return MB86A16_FE_ALGO;
1609 static int mb86a16_set_frontend(struct dvb_frontend *fe,
1610 struct dvb_frontend_parameters *p,
1611 unsigned int mode_flags,
1613 fe_status_t *status)
1616 struct mb86a16_state *state = fe->demodulator_priv;
1619 state->frequency = p->frequency / 1000;
1620 state->srate = p->u.qpsk.symbol_rate / 1000;
1621 ret = mb86a16_set_fe(state);
1623 if (!(mode_flags & FE_TUNE_MODE_ONESHOT))
1624 mb86a16_read_status(fe, status);
1631 static void mb86a16_release(struct dvb_frontend *fe)
1633 struct mb86a16_state *state = fe->demodulator_priv;
1637 static int mb86a16_init(struct dvb_frontend *fe)
1642 static int mb86a16_sleep(struct dvb_frontend *fe)
1647 static int mb86a16_read_ber(struct dvb_frontend *fe, u32 *ber)
1652 static int mb86a16_read_signal_strength(struct dvb_frontend *fe, u16 *strength)
1664 static const struct cnr cnr_tab[] = {
1688 static int mb86a16_read_snr(struct dvb_frontend *fe, u16 *snr)
1690 struct mb86a16_state *state = fe->demodulator_priv;
1692 int low_tide = 2, high_tide = 30, q_level;
1695 if (mb86a16_read(state, 0x26, &cn) != 2) {
1696 dprintk(verbose, MB86A16_ERROR, 1, "I2C transfer error");
1700 for (i = 0; i < ARRAY_SIZE(cnr_tab); i++) {
1701 if (cn < cnr_tab[i].cn_reg) {
1702 *snr = cnr_tab[i].cn_val;
1706 q_level = (*snr * 100) / (high_tide - low_tide);
1707 dprintk(verbose, MB86A16_ERROR, 1, "SNR (Quality) = [%d dB], Level=%d %%", *snr, q_level);
1712 static int mb86a16_read_ucblocks(struct dvb_frontend *fe, u32 *ucblocks)
1717 static struct dvb_frontend_ops mb86a16_ops = {
1719 .name = "Fujitsu MB86A16 DVB-S",
1721 .frequency_min = 950000,
1722 .frequency_max = 2150000,
1723 .frequency_stepsize = 125,
1724 .frequency_tolerance = 0,
1725 .symbol_rate_min = 1000000,
1726 .symbol_rate_max = 45000000,
1727 .symbol_rate_tolerance = 500,
1728 .caps = FE_CAN_FEC_1_2 | FE_CAN_FEC_2_3 |
1729 FE_CAN_FEC_3_4 | FE_CAN_FEC_5_6 |
1730 FE_CAN_FEC_7_8 | FE_CAN_QPSK |
1733 .release = mb86a16_release,
1734 .tune = mb86a16_set_frontend,
1735 .read_status = mb86a16_read_status,
1736 .get_frontend_algo = mb86a16_frontend_algo,
1737 .init = mb86a16_init,
1738 .sleep = mb86a16_sleep,
1739 .read_status = mb86a16_read_status,
1741 .read_ber = mb86a16_read_ber,
1742 .read_signal_strength = mb86a16_read_signal_strength,
1743 .read_snr = mb86a16_read_snr,
1744 .read_ucblocks = mb86a16_read_ucblocks,
1746 .diseqc_send_master_cmd = mb86a16_send_diseqc_msg,
1747 .diseqc_send_burst = mb86a16_send_diseqc_burst,
1748 .set_tone = mb86a16_set_tone,
1751 struct dvb_frontend *mb86a16_attach(const struct mb86a16_config *config,
1752 struct i2c_adapter *i2c_adap)
1755 struct mb86a16_state *state = NULL;
1757 state = kmalloc(sizeof (struct mb86a16_state), GFP_KERNEL);
1761 state->config = config;
1762 state->i2c_adap = i2c_adap;
1764 mb86a16_read(state, 0x7f, &dev_id);
1768 memcpy(&state->frontend.ops, &mb86a16_ops, sizeof (struct dvb_frontend_ops));
1769 state->frontend.demodulator_priv = state;
1770 state->frontend.ops.set_voltage = state->config->set_voltage;
1772 return &state->frontend;
1777 EXPORT_SYMBOL(mb86a16_attach);
1778 MODULE_LICENSE("GPL");
1779 MODULE_AUTHOR("Manu Abraham");