SAFE public projects git trees. - safe/jmp/linux-2.6/blob - drivers/infiniband/hw/mlx4/qp.c

   1 /*
   2  * Copyright (c) 2007 Cisco Systems, Inc. All rights reserved.
   3  *
   4  * This software is available to you under a choice of one of two
   5  * licenses.  You may choose to be licensed under the terms of the GNU
   6  * General Public License (GPL) Version 2, available from the file
   7  * COPYING in the main directory of this source tree, or the
   8  * OpenIB.org BSD license below:
   9  *
  10  *     Redistribution and use in source and binary forms, with or
  11  *     without modification, are permitted provided that the following
  12  *     conditions are met:
  13  *
  14  *      - Redistributions of source code must retain the above
  15  *        copyright notice, this list of conditions and the following
  16  *        disclaimer.
  17  *
  18  *      - Redistributions in binary form must reproduce the above
  19  *        copyright notice, this list of conditions and the following
  20  *        disclaimer in the documentation and/or other materials
  21  *        provided with the distribution.
  22  *
  23  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  24  * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  25  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  26  * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  27  * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  28  * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  29  * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  30  * SOFTWARE.
  31  */
  32
  33 #include <rdma/ib_cache.h>
  34 #include <rdma/ib_pack.h>
  35
  36 #include <linux/mlx4/qp.h>
  37
  38 #include "mlx4_ib.h"
  39 #include "user.h"
  40
  41 enum {
  42         MLX4_IB_ACK_REQ_FREQ    = 8,
  43 };
  44
  45 enum {
  46         MLX4_IB_DEFAULT_SCHED_QUEUE     = 0x83,
  47         MLX4_IB_DEFAULT_QP0_SCHED_QUEUE = 0x3f
  48 };
  49
  50 enum {
  51         /*
  52          * Largest possible UD header: send with GRH and immediate data.
  53          */
  54         MLX4_IB_UD_HEADER_SIZE          = 72
  55 };
  56
  57 struct mlx4_ib_sqp {
  58         struct mlx4_ib_qp       qp;
  59         int                     pkey_index;
  60         u32                     qkey;
  61         u32                     send_psn;
  62         struct ib_ud_header     ud_header;
  63         u8                      header_buf[MLX4_IB_UD_HEADER_SIZE];
  64 };
  65
  66 static const __be32 mlx4_ib_opcode[] = {
  67         [IB_WR_SEND]                    = __constant_cpu_to_be32(MLX4_OPCODE_SEND),
  68         [IB_WR_SEND_WITH_IMM]           = __constant_cpu_to_be32(MLX4_OPCODE_SEND_IMM),
  69         [IB_WR_RDMA_WRITE]              = __constant_cpu_to_be32(MLX4_OPCODE_RDMA_WRITE),
  70         [IB_WR_RDMA_WRITE_WITH_IMM]     = __constant_cpu_to_be32(MLX4_OPCODE_RDMA_WRITE_IMM),
  71         [IB_WR_RDMA_READ]               = __constant_cpu_to_be32(MLX4_OPCODE_RDMA_READ),
  72         [IB_WR_ATOMIC_CMP_AND_SWP]      = __constant_cpu_to_be32(MLX4_OPCODE_ATOMIC_CS),
  73         [IB_WR_ATOMIC_FETCH_AND_ADD]    = __constant_cpu_to_be32(MLX4_OPCODE_ATOMIC_FA),
  74 };
  75
  76 static struct mlx4_ib_sqp *to_msqp(struct mlx4_ib_qp *mqp)
  77 {
  78         return container_of(mqp, struct mlx4_ib_sqp, qp);
  79 }
  80
  81 static int is_sqp(struct mlx4_ib_dev *dev, struct mlx4_ib_qp *qp)
  82 {
  83         return qp->mqp.qpn >= dev->dev->caps.sqp_start &&
  84                 qp->mqp.qpn <= dev->dev->caps.sqp_start + 3;
  85 }
  86
  87 static int is_qp0(struct mlx4_ib_dev *dev, struct mlx4_ib_qp *qp)
  88 {
  89         return qp->mqp.qpn >= dev->dev->caps.sqp_start &&
  90                 qp->mqp.qpn <= dev->dev->caps.sqp_start + 1;
  91 }
  92
  93 static void *get_wqe(struct mlx4_ib_qp *qp, int offset)
  94 {
  95         if (qp->buf.nbufs == 1)
  96                 return qp->buf.u.direct.buf + offset;
  97         else
  98                 return qp->buf.u.page_list[offset >> PAGE_SHIFT].buf +
  99                         (offset & (PAGE_SIZE - 1));
 100 }
 101
 102 static void *get_recv_wqe(struct mlx4_ib_qp *qp, int n)
 103 {
 104         return get_wqe(qp, qp->rq.offset + (n << qp->rq.wqe_shift));
 105 }
 106
 107 static void *get_send_wqe(struct mlx4_ib_qp *qp, int n)
 108 {
 109         return get_wqe(qp, qp->sq.offset + (n << qp->sq.wqe_shift));
 110 }
 111
 112 /*
 113  * Stamp a SQ WQE so that it is invalid if prefetched by marking the
 114  * first four bytes of every 64 byte chunk with 0xffffffff, except for
 115  * the very first chunk of the WQE.
 116  */
 117 static void stamp_send_wqe(struct mlx4_ib_qp *qp, int n)
 118 {
 119         u32 *wqe = get_send_wqe(qp, n);
 120         int i;
 121
 122         for (i = 16; i < 1 << (qp->sq.wqe_shift - 2); i += 16)
 123                 wqe[i] = 0xffffffff;
 124 }
 125
 126 static void mlx4_ib_qp_event(struct mlx4_qp *qp, enum mlx4_event type)
 127 {
 128         struct ib_event event;
 129         struct ib_qp *ibqp = &to_mibqp(qp)->ibqp;
 130
 131         if (type == MLX4_EVENT_TYPE_PATH_MIG)
 132                 to_mibqp(qp)->port = to_mibqp(qp)->alt_port;
 133
 134         if (ibqp->event_handler) {
 135                 event.device     = ibqp->device;
 136                 event.element.qp = ibqp;
 137                 switch (type) {
 138                 case MLX4_EVENT_TYPE_PATH_MIG:
 139                         event.event = IB_EVENT_PATH_MIG;
 140                         break;
 141                 case MLX4_EVENT_TYPE_COMM_EST:
 142                         event.event = IB_EVENT_COMM_EST;
 143                         break;
 144                 case MLX4_EVENT_TYPE_SQ_DRAINED:
 145                         event.event = IB_EVENT_SQ_DRAINED;
 146                         break;
 147                 case MLX4_EVENT_TYPE_SRQ_QP_LAST_WQE:
 148                         event.event = IB_EVENT_QP_LAST_WQE_REACHED;
 149                         break;
 150                 case MLX4_EVENT_TYPE_WQ_CATAS_ERROR:
 151                         event.event = IB_EVENT_QP_FATAL;
 152                         break;
 153                 case MLX4_EVENT_TYPE_PATH_MIG_FAILED:
 154                         event.event = IB_EVENT_PATH_MIG_ERR;
 155                         break;
 156                 case MLX4_EVENT_TYPE_WQ_INVAL_REQ_ERROR:
 157                         event.event = IB_EVENT_QP_REQ_ERR;
 158                         break;
 159                 case MLX4_EVENT_TYPE_WQ_ACCESS_ERROR:
 160                         event.event = IB_EVENT_QP_ACCESS_ERR;
 161                         break;
 162                 default:
 163                         printk(KERN_WARNING "mlx4_ib: Unexpected event type %d "
 164                                "on QP %06x\n", type, qp->qpn);
 165                         return;
 166                 }
 167
 168                 ibqp->event_handler(&event, ibqp->qp_context);
 169         }
 170 }
 171
 172 static int send_wqe_overhead(enum ib_qp_type type)
 173 {
 174         /*
 175          * UD WQEs must have a datagram segment.
 176          * RC and UC WQEs might have a remote address segment.
 177          * MLX WQEs need two extra inline data segments (for the UD
 178          * header and space for the ICRC).
 179          */
 180         switch (type) {
 181         case IB_QPT_UD:
 182                 return sizeof (struct mlx4_wqe_ctrl_seg) +
 183                         sizeof (struct mlx4_wqe_datagram_seg);
 184         case IB_QPT_UC:
 185                 return sizeof (struct mlx4_wqe_ctrl_seg) +
 186                         sizeof (struct mlx4_wqe_raddr_seg);
 187         case IB_QPT_RC:
 188                 return sizeof (struct mlx4_wqe_ctrl_seg) +
 189                         sizeof (struct mlx4_wqe_atomic_seg) +
 190                         sizeof (struct mlx4_wqe_raddr_seg);
 191         case IB_QPT_SMI:
 192         case IB_QPT_GSI:
 193                 return sizeof (struct mlx4_wqe_ctrl_seg) +
 194                         ALIGN(MLX4_IB_UD_HEADER_SIZE +
 195                               DIV_ROUND_UP(MLX4_IB_UD_HEADER_SIZE,
 196                                            MLX4_INLINE_ALIGN) *
 197                               sizeof (struct mlx4_wqe_inline_seg),
 198                               sizeof (struct mlx4_wqe_data_seg)) +
 199                         ALIGN(4 +
 200                               sizeof (struct mlx4_wqe_inline_seg),
 201                               sizeof (struct mlx4_wqe_data_seg));
 202         default:
 203                 return sizeof (struct mlx4_wqe_ctrl_seg);
 204         }
 205 }
 206
 207 static int set_rq_size(struct mlx4_ib_dev *dev, struct ib_qp_cap *cap,
 208                        int is_user, int has_srq, struct mlx4_ib_qp *qp)
 209 {
 210         /* Sanity check RQ size before proceeding */
 211         if (cap->max_recv_wr  > dev->dev->caps.max_wqes  ||
 212             cap->max_recv_sge > dev->dev->caps.max_rq_sg)
 213                 return -EINVAL;
 214
 215         if (has_srq) {
 216                 /* QPs attached to an SRQ should have no RQ */
 217                 if (cap->max_recv_wr)
 218                         return -EINVAL;
 219
 220                 qp->rq.wqe_cnt = qp->rq.max_gs = 0;
 221         } else {
 222                 /* HW requires >= 1 RQ entry with >= 1 gather entry */
 223                 if (is_user && (!cap->max_recv_wr || !cap->max_recv_sge))
 224                         return -EINVAL;
 225
 226                 qp->rq.wqe_cnt   = roundup_pow_of_two(max(1U, cap->max_recv_wr));
 227                 qp->rq.max_gs    = roundup_pow_of_two(max(1U, cap->max_recv_sge));
 228                 qp->rq.wqe_shift = ilog2(qp->rq.max_gs * sizeof (struct mlx4_wqe_data_seg));
 229         }
 230
 231         cap->max_recv_wr  = qp->rq.max_post = qp->rq.wqe_cnt;
 232         cap->max_recv_sge = qp->rq.max_gs;
 233
 234         return 0;
 235 }
 236
 237 static int set_kernel_sq_size(struct mlx4_ib_dev *dev, struct ib_qp_cap *cap,
 238                               enum ib_qp_type type, struct mlx4_ib_qp *qp)
 239 {
 240         /* Sanity check SQ size before proceeding */
 241         if (cap->max_send_wr     > dev->dev->caps.max_wqes  ||
 242             cap->max_send_sge    > dev->dev->caps.max_sq_sg ||
 243             cap->max_inline_data + send_wqe_overhead(type) +
 244             sizeof (struct mlx4_wqe_inline_seg) > dev->dev->caps.max_sq_desc_sz)
 245                 return -EINVAL;
 246
 247         /*
 248          * For MLX transport we need 2 extra S/G entries:
 249          * one for the header and one for the checksum at the end
 250          */
 251         if ((type == IB_QPT_SMI || type == IB_QPT_GSI) &&
 252             cap->max_send_sge + 2 > dev->dev->caps.max_sq_sg)
 253                 return -EINVAL;
 254
 255         qp->sq.wqe_shift = ilog2(roundup_pow_of_two(max(cap->max_send_sge *
 256                                                         sizeof (struct mlx4_wqe_data_seg),
 257                                                         cap->max_inline_data +
 258                                                         sizeof (struct mlx4_wqe_inline_seg)) +
 259                                                     send_wqe_overhead(type)));
 260         qp->sq.max_gs    = ((1 << qp->sq.wqe_shift) - send_wqe_overhead(type)) /
 261                 sizeof (struct mlx4_wqe_data_seg);
 262
 263         /*
 264          * We need to leave 2 KB + 1 WQE of headroom in the SQ to
 265          * allow HW to prefetch.
 266          */
 267         qp->sq_spare_wqes = (2048 >> qp->sq.wqe_shift) + 1;
 268         qp->sq.wqe_cnt = roundup_pow_of_two(cap->max_send_wr + qp->sq_spare_wqes);
 269
 270         qp->buf_size = (qp->rq.wqe_cnt << qp->rq.wqe_shift) +
 271                 (qp->sq.wqe_cnt << qp->sq.wqe_shift);
 272         if (qp->rq.wqe_shift > qp->sq.wqe_shift) {
 273                 qp->rq.offset = 0;
 274                 qp->sq.offset = qp->rq.wqe_cnt << qp->rq.wqe_shift;
 275         } else {
 276                 qp->rq.offset = qp->sq.wqe_cnt << qp->sq.wqe_shift;
 277                 qp->sq.offset = 0;
 278         }
 279
 280         cap->max_send_wr  = qp->sq.max_post = qp->sq.wqe_cnt - qp->sq_spare_wqes;
 281         cap->max_send_sge = qp->sq.max_gs;
 282         /* We don't support inline sends for kernel QPs (yet) */
 283         cap->max_inline_data = 0;
 284
 285         return 0;
 286 }
 287
 288 static int set_user_sq_size(struct mlx4_ib_qp *qp,
 289                             struct mlx4_ib_create_qp *ucmd)
 290 {
 291         qp->sq.wqe_cnt   = 1 << ucmd->log_sq_bb_count;
 292         qp->sq.wqe_shift = ucmd->log_sq_stride;
 293
 294         qp->buf_size = (qp->rq.wqe_cnt << qp->rq.wqe_shift) +
 295                 (qp->sq.wqe_cnt << qp->sq.wqe_shift);
 296
 297         return 0;
 298 }
 299
 300 static int create_qp_common(struct mlx4_ib_dev *dev, struct ib_pd *pd,
 301                             struct ib_qp_init_attr *init_attr,
 302                             struct ib_udata *udata, int sqpn, struct mlx4_ib_qp *qp)
 303 {
 304         int err;
 305
 306         mutex_init(&qp->mutex);
 307         spin_lock_init(&qp->sq.lock);
 308         spin_lock_init(&qp->rq.lock);
 309
 310         qp->state        = IB_QPS_RESET;
 311         qp->atomic_rd_en = 0;
 312         qp->resp_depth   = 0;
 313
 314         qp->rq.head         = 0;
 315         qp->rq.tail         = 0;
 316         qp->sq.head         = 0;
 317         qp->sq.tail         = 0;
 318
 319         err = set_rq_size(dev, &init_attr->cap, !!pd->uobject, !!init_attr->srq, qp);
 320         if (err)
 321                 goto err;
 322
 323         if (pd->uobject) {
 324                 struct mlx4_ib_create_qp ucmd;
 325
 326                 if (ib_copy_from_udata(&ucmd, udata, sizeof ucmd)) {
 327                         err = -EFAULT;
 328                         goto err;
 329                 }
 330
 331                 qp->sq_no_prefetch = ucmd.sq_no_prefetch;
 332
 333                 err = set_user_sq_size(qp, &ucmd);
 334                 if (err)
 335                         goto err;
 336
 337                 qp->umem = ib_umem_get(pd->uobject->context, ucmd.buf_addr,
 338                                        qp->buf_size, 0);
 339                 if (IS_ERR(qp->umem)) {
 340                         err = PTR_ERR(qp->umem);
 341                         goto err;
 342                 }
 343
 344                 err = mlx4_mtt_init(dev->dev, ib_umem_page_count(qp->umem),
 345                                     ilog2(qp->umem->page_size), &qp->mtt);
 346                 if (err)
 347                         goto err_buf;
 348
 349                 err = mlx4_ib_umem_write_mtt(dev, &qp->mtt, qp->umem);
 350                 if (err)
 351                         goto err_mtt;
 352
 353                 if (!init_attr->srq) {
 354                         err = mlx4_ib_db_map_user(to_mucontext(pd->uobject->context),
 355                                                   ucmd.db_addr, &qp->db);
 356                         if (err)
 357                                 goto err_mtt;
 358                 }
 359         } else {
 360                 qp->sq_no_prefetch = 0;
 361
 362                 err = set_kernel_sq_size(dev, &init_attr->cap, init_attr->qp_type, qp);
 363                 if (err)
 364                         goto err;
 365
 366                 if (!init_attr->srq) {
 367                         err = mlx4_ib_db_alloc(dev, &qp->db, 0);
 368                         if (err)
 369                                 goto err;
 370
 371                         *qp->db.db = 0;
 372                 }
 373
 374                 if (mlx4_buf_alloc(dev->dev, qp->buf_size, PAGE_SIZE * 2, &qp->buf)) {
 375                         err = -ENOMEM;
 376                         goto err_db;
 377                 }
 378
 379                 err = mlx4_mtt_init(dev->dev, qp->buf.npages, qp->buf.page_shift,
 380                                     &qp->mtt);
 381                 if (err)
 382                         goto err_buf;
 383
 384                 err = mlx4_buf_write_mtt(dev->dev, &qp->mtt, &qp->buf);
 385                 if (err)
 386                         goto err_mtt;
 387
 388                 qp->sq.wrid  = kmalloc(qp->sq.wqe_cnt * sizeof (u64), GFP_KERNEL);
 389                 qp->rq.wrid  = kmalloc(qp->rq.wqe_cnt * sizeof (u64), GFP_KERNEL);
 390
 391                 if (!qp->sq.wrid || !qp->rq.wrid) {
 392                         err = -ENOMEM;
 393                         goto err_wrid;
 394                 }
 395         }
 396
 397         err = mlx4_qp_alloc(dev->dev, sqpn, &qp->mqp);
 398         if (err)
 399                 goto err_wrid;
 400
 401         /*
 402          * Hardware wants QPN written in big-endian order (after
 403          * shifting) for send doorbell.  Precompute this value to save
 404          * a little bit when posting sends.
 405          */
 406         qp->doorbell_qpn = swab32(qp->mqp.qpn << 8);
 407
 408         if (init_attr->sq_sig_type == IB_SIGNAL_ALL_WR)
 409                 qp->sq_signal_bits = cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE);
 410         else
 411                 qp->sq_signal_bits = 0;
 412
 413         qp->mqp.event = mlx4_ib_qp_event;
 414
 415         return 0;
 416
 417 err_wrid:
 418         if (pd->uobject && !init_attr->srq)
 419                 mlx4_ib_db_unmap_user(to_mucontext(pd->uobject->context), &qp->db);
 420         else {
 421                 kfree(qp->sq.wrid);
 422                 kfree(qp->rq.wrid);
 423         }
 424
 425 err_mtt:
 426         mlx4_mtt_cleanup(dev->dev, &qp->mtt);
 427
 428 err_buf:
 429         if (pd->uobject)
 430                 ib_umem_release(qp->umem);
 431         else
 432                 mlx4_buf_free(dev->dev, qp->buf_size, &qp->buf);
 433
 434 err_db:
 435         if (!pd->uobject && !init_attr->srq)
 436                 mlx4_ib_db_free(dev, &qp->db);
 437
 438 err:
 439         return err;
 440 }
 441
 442 static enum mlx4_qp_state to_mlx4_state(enum ib_qp_state state)
 443 {
 444         switch (state) {
 445         case IB_QPS_RESET:      return MLX4_QP_STATE_RST;
 446         case IB_QPS_INIT:       return MLX4_QP_STATE_INIT;
 447         case IB_QPS_RTR:        return MLX4_QP_STATE_RTR;
 448         case IB_QPS_RTS:        return MLX4_QP_STATE_RTS;
 449         case IB_QPS_SQD:        return MLX4_QP_STATE_SQD;
 450         case IB_QPS_SQE:        return MLX4_QP_STATE_SQER;
 451         case IB_QPS_ERR:        return MLX4_QP_STATE_ERR;
 452         default:                return -1;
 453         }
 454 }
 455
 456 static void mlx4_ib_lock_cqs(struct mlx4_ib_cq *send_cq, struct mlx4_ib_cq *recv_cq)
 457 {
 458         if (send_cq == recv_cq)
 459                 spin_lock_irq(&send_cq->lock);
 460         else if (send_cq->mcq.cqn < recv_cq->mcq.cqn) {
 461                 spin_lock_irq(&send_cq->lock);
 462                 spin_lock_nested(&recv_cq->lock, SINGLE_DEPTH_NESTING);
 463         } else {
 464                 spin_lock_irq(&recv_cq->lock);
 465                 spin_lock_nested(&send_cq->lock, SINGLE_DEPTH_NESTING);
 466         }
 467 }
 468
 469 static void mlx4_ib_unlock_cqs(struct mlx4_ib_cq *send_cq, struct mlx4_ib_cq *recv_cq)
 470 {
 471         if (send_cq == recv_cq)
 472                 spin_unlock_irq(&send_cq->lock);
 473         else if (send_cq->mcq.cqn < recv_cq->mcq.cqn) {
 474                 spin_unlock(&recv_cq->lock);
 475                 spin_unlock_irq(&send_cq->lock);
 476         } else {
 477                 spin_unlock(&send_cq->lock);
 478                 spin_unlock_irq(&recv_cq->lock);
 479         }
 480 }
 481
 482 static void destroy_qp_common(struct mlx4_ib_dev *dev, struct mlx4_ib_qp *qp,
 483                               int is_user)
 484 {
 485         struct mlx4_ib_cq *send_cq, *recv_cq;
 486
 487         if (qp->state != IB_QPS_RESET)
 488                 if (mlx4_qp_modify(dev->dev, NULL, to_mlx4_state(qp->state),
 489                                    MLX4_QP_STATE_RST, NULL, 0, 0, &qp->mqp))
 490                         printk(KERN_WARNING "mlx4_ib: modify QP %06x to RESET failed.\n",
 491                                qp->mqp.qpn);
 492
 493         send_cq = to_mcq(qp->ibqp.send_cq);
 494         recv_cq = to_mcq(qp->ibqp.recv_cq);
 495
 496         mlx4_ib_lock_cqs(send_cq, recv_cq);
 497
 498         if (!is_user) {
 499                 __mlx4_ib_cq_clean(recv_cq, qp->mqp.qpn,
 500                                  qp->ibqp.srq ? to_msrq(qp->ibqp.srq): NULL);
 501                 if (send_cq != recv_cq)
 502                         __mlx4_ib_cq_clean(send_cq, qp->mqp.qpn, NULL);
 503         }
 504
 505         mlx4_qp_remove(dev->dev, &qp->mqp);
 506
 507         mlx4_ib_unlock_cqs(send_cq, recv_cq);
 508
 509         mlx4_qp_free(dev->dev, &qp->mqp);
 510         mlx4_mtt_cleanup(dev->dev, &qp->mtt);
 511
 512         if (is_user) {
 513                 if (!qp->ibqp.srq)
 514                         mlx4_ib_db_unmap_user(to_mucontext(qp->ibqp.uobject->context),
 515                                               &qp->db);
 516                 ib_umem_release(qp->umem);
 517         } else {
 518                 kfree(qp->sq.wrid);
 519                 kfree(qp->rq.wrid);
 520                 mlx4_buf_free(dev->dev, qp->buf_size, &qp->buf);
 521                 if (!qp->ibqp.srq)
 522                         mlx4_ib_db_free(dev, &qp->db);
 523         }
 524 }
 525
 526 struct ib_qp *mlx4_ib_create_qp(struct ib_pd *pd,
 527                                 struct ib_qp_init_attr *init_attr,
 528                                 struct ib_udata *udata)
 529 {
 530         struct mlx4_ib_dev *dev = to_mdev(pd->device);
 531         struct mlx4_ib_sqp *sqp;
 532         struct mlx4_ib_qp *qp;
 533         int err;
 534
 535         switch (init_attr->qp_type) {
 536         case IB_QPT_RC:
 537         case IB_QPT_UC:
 538         case IB_QPT_UD:
 539         {
 540                 qp = kmalloc(sizeof *qp, GFP_KERNEL);
 541                 if (!qp)
 542                         return ERR_PTR(-ENOMEM);
 543
 544                 err = create_qp_common(dev, pd, init_attr, udata, 0, qp);
 545                 if (err) {
 546                         kfree(qp);
 547                         return ERR_PTR(err);
 548                 }
 549
 550                 qp->ibqp.qp_num = qp->mqp.qpn;
 551
 552                 break;
 553         }
 554         case IB_QPT_SMI:
 555         case IB_QPT_GSI:
 556         {
 557                 /* Userspace is not allowed to create special QPs: */
 558                 if (pd->uobject)
 559                         return ERR_PTR(-EINVAL);
 560
 561                 sqp = kmalloc(sizeof *sqp, GFP_KERNEL);
 562                 if (!sqp)
 563                         return ERR_PTR(-ENOMEM);
 564
 565                 qp = &sqp->qp;
 566
 567                 err = create_qp_common(dev, pd, init_attr, udata,
 568                                        dev->dev->caps.sqp_start +
 569                                        (init_attr->qp_type == IB_QPT_SMI ? 0 : 2) +
 570                                        init_attr->port_num - 1,
 571                                        qp);
 572                 if (err) {
 573                         kfree(sqp);
 574                         return ERR_PTR(err);
 575                 }
 576
 577                 qp->port        = init_attr->port_num;
 578                 qp->ibqp.qp_num = init_attr->qp_type == IB_QPT_SMI ? 0 : 1;
 579
 580                 break;
 581         }
 582         default:
 583                 /* Don't support raw QPs */
 584                 return ERR_PTR(-EINVAL);
 585         }
 586
 587         return &qp->ibqp;
 588 }
 589
 590 int mlx4_ib_destroy_qp(struct ib_qp *qp)
 591 {
 592         struct mlx4_ib_dev *dev = to_mdev(qp->device);
 593         struct mlx4_ib_qp *mqp = to_mqp(qp);
 594
 595         if (is_qp0(dev, mqp))
 596                 mlx4_CLOSE_PORT(dev->dev, mqp->port);
 597
 598         destroy_qp_common(dev, mqp, !!qp->pd->uobject);
 599
 600         if (is_sqp(dev, mqp))
 601                 kfree(to_msqp(mqp));
 602         else
 603                 kfree(mqp);
 604
 605         return 0;
 606 }
 607
 608 static int to_mlx4_st(enum ib_qp_type type)
 609 {
 610         switch (type) {
 611         case IB_QPT_RC:         return MLX4_QP_ST_RC;
 612         case IB_QPT_UC:         return MLX4_QP_ST_UC;
 613         case IB_QPT_UD:         return MLX4_QP_ST_UD;
 614         case IB_QPT_SMI:
 615         case IB_QPT_GSI:        return MLX4_QP_ST_MLX;
 616         default:                return -1;
 617         }
 618 }
 619
 620 static __be32 to_mlx4_access_flags(struct mlx4_ib_qp *qp, const struct ib_qp_attr *attr,
 621                                    int attr_mask)
 622 {
 623         u8 dest_rd_atomic;
 624         u32 access_flags;
 625         u32 hw_access_flags = 0;
 626
 627         if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC)
 628                 dest_rd_atomic = attr->max_dest_rd_atomic;
 629         else
 630                 dest_rd_atomic = qp->resp_depth;
 631
 632         if (attr_mask & IB_QP_ACCESS_FLAGS)
 633                 access_flags = attr->qp_access_flags;
 634         else
 635                 access_flags = qp->atomic_rd_en;
 636
 637         if (!dest_rd_atomic)
 638                 access_flags &= IB_ACCESS_REMOTE_WRITE;
 639
 640         if (access_flags & IB_ACCESS_REMOTE_READ)
 641                 hw_access_flags |= MLX4_QP_BIT_RRE;
 642         if (access_flags & IB_ACCESS_REMOTE_ATOMIC)
 643                 hw_access_flags |= MLX4_QP_BIT_RAE;
 644         if (access_flags & IB_ACCESS_REMOTE_WRITE)
 645                 hw_access_flags |= MLX4_QP_BIT_RWE;
 646
 647         return cpu_to_be32(hw_access_flags);
 648 }
 649
 650 static void store_sqp_attrs(struct mlx4_ib_sqp *sqp, const struct ib_qp_attr *attr,
 651                             int attr_mask)
 652 {
 653         if (attr_mask & IB_QP_PKEY_INDEX)
 654                 sqp->pkey_index = attr->pkey_index;
 655         if (attr_mask & IB_QP_QKEY)
 656                 sqp->qkey = attr->qkey;
 657         if (attr_mask & IB_QP_SQ_PSN)
 658                 sqp->send_psn = attr->sq_psn;
 659 }
 660
 661 static void mlx4_set_sched(struct mlx4_qp_path *path, u8 port)
 662 {
 663         path->sched_queue = (path->sched_queue & 0xbf) | ((port - 1) << 6);
 664 }
 665
 666 static int mlx4_set_path(struct mlx4_ib_dev *dev, const struct ib_ah_attr *ah,
 667                          struct mlx4_qp_path *path, u8 port)
 668 {
 669         path->grh_mylmc     = ah->src_path_bits & 0x7f;
 670         path->rlid          = cpu_to_be16(ah->dlid);
 671         if (ah->static_rate) {
 672                 path->static_rate = ah->static_rate + MLX4_STAT_RATE_OFFSET;
 673                 while (path->static_rate > IB_RATE_2_5_GBPS + MLX4_STAT_RATE_OFFSET &&
 674                        !(1 << path->static_rate & dev->dev->caps.stat_rate_support))
 675                         --path->static_rate;
 676         } else
 677                 path->static_rate = 0;
 678         path->counter_index = 0xff;
 679
 680         if (ah->ah_flags & IB_AH_GRH) {
 681                 if (ah->grh.sgid_index >= dev->dev->caps.gid_table_len[port]) {
 682                         printk(KERN_ERR "sgid_index (%u) too large. max is %d\n",
 683                                ah->grh.sgid_index, dev->dev->caps.gid_table_len[port] - 1);
 684                         return -1;
 685                 }
 686
 687                 path->grh_mylmc |= 1 << 7;
 688                 path->mgid_index = ah->grh.sgid_index;
 689                 path->hop_limit  = ah->grh.hop_limit;
 690                 path->tclass_flowlabel =
 691                         cpu_to_be32((ah->grh.traffic_class << 20) |
 692                                     (ah->grh.flow_label));
 693                 memcpy(path->rgid, ah->grh.dgid.raw, 16);
 694         }
 695
 696         path->sched_queue = MLX4_IB_DEFAULT_SCHED_QUEUE |
 697                 ((port - 1) << 6) | ((ah->sl & 0xf) << 2);
 698
 699         return 0;
 700 }
 701
 702 static int __mlx4_ib_modify_qp(struct ib_qp *ibqp,
 703                                const struct ib_qp_attr *attr, int attr_mask,
 704                                enum ib_qp_state cur_state, enum ib_qp_state new_state)
 705 {
 706         struct mlx4_ib_dev *dev = to_mdev(ibqp->device);
 707         struct mlx4_ib_qp *qp = to_mqp(ibqp);
 708         struct mlx4_qp_context *context;
 709         enum mlx4_qp_optpar optpar = 0;
 710         int sqd_event;
 711         int err = -EINVAL;
 712
 713         context = kzalloc(sizeof *context, GFP_KERNEL);
 714         if (!context)
 715                 return -ENOMEM;
 716
 717         context->flags = cpu_to_be32((to_mlx4_state(new_state) << 28) |
 718                                      (to_mlx4_st(ibqp->qp_type) << 16));
 719         context->flags     |= cpu_to_be32(1 << 8); /* DE? */
 720
 721         if (!(attr_mask & IB_QP_PATH_MIG_STATE))
 722                 context->flags |= cpu_to_be32(MLX4_QP_PM_MIGRATED << 11);
 723         else {
 724                 optpar |= MLX4_QP_OPTPAR_PM_STATE;
 725                 switch (attr->path_mig_state) {
 726                 case IB_MIG_MIGRATED:
 727                         context->flags |= cpu_to_be32(MLX4_QP_PM_MIGRATED << 11);
 728                         break;
 729                 case IB_MIG_REARM:
 730                         context->flags |= cpu_to_be32(MLX4_QP_PM_REARM << 11);
 731                         break;
 732                 case IB_MIG_ARMED:
 733                         context->flags |= cpu_to_be32(MLX4_QP_PM_ARMED << 11);
 734                         break;
 735                 }
 736         }
 737
 738         if (ibqp->qp_type == IB_QPT_GSI || ibqp->qp_type == IB_QPT_SMI ||
 739             ibqp->qp_type == IB_QPT_UD)
 740                 context->mtu_msgmax = (IB_MTU_4096 << 5) | 11;
 741         else if (attr_mask & IB_QP_PATH_MTU) {
 742                 if (attr->path_mtu < IB_MTU_256 || attr->path_mtu > IB_MTU_4096) {
 743                         printk(KERN_ERR "path MTU (%u) is invalid\n",
 744                                attr->path_mtu);
 745                         goto out;
 746                 }
 747                 context->mtu_msgmax = (attr->path_mtu << 5) | 31;
 748         }
 749
 750         if (qp->rq.wqe_cnt)
 751                 context->rq_size_stride = ilog2(qp->rq.wqe_cnt) << 3;
 752         context->rq_size_stride |= qp->rq.wqe_shift - 4;
 753
 754         if (qp->sq.wqe_cnt)
 755                 context->sq_size_stride = ilog2(qp->sq.wqe_cnt) << 3;
 756         context->sq_size_stride |= qp->sq.wqe_shift - 4;
 757
 758         if (cur_state == IB_QPS_RESET && new_state == IB_QPS_INIT)
 759                 context->sq_size_stride |= !!qp->sq_no_prefetch << 7;
 760
 761         if (qp->ibqp.uobject)
 762                 context->usr_page = cpu_to_be32(to_mucontext(ibqp->uobject->context)->uar.index);
 763         else
 764                 context->usr_page = cpu_to_be32(dev->priv_uar.index);
 765
 766         if (attr_mask & IB_QP_DEST_QPN)
 767                 context->remote_qpn = cpu_to_be32(attr->dest_qp_num);
 768
 769         if (attr_mask & IB_QP_PORT) {
 770                 if (cur_state == IB_QPS_SQD && new_state == IB_QPS_SQD &&
 771                     !(attr_mask & IB_QP_AV)) {
 772                         mlx4_set_sched(&context->pri_path, attr->port_num);
 773                         optpar |= MLX4_QP_OPTPAR_SCHED_QUEUE;
 774                 }
 775         }
 776
 777         if (attr_mask & IB_QP_PKEY_INDEX) {
 778                 context->pri_path.pkey_index = attr->pkey_index;
 779                 optpar |= MLX4_QP_OPTPAR_PKEY_INDEX;
 780         }
 781
 782         if (attr_mask & IB_QP_AV) {
 783                 if (mlx4_set_path(dev, &attr->ah_attr, &context->pri_path,
 784                                   attr_mask & IB_QP_PORT ? attr->port_num : qp->port))
 785                         goto out;
 786
 787                 optpar |= (MLX4_QP_OPTPAR_PRIMARY_ADDR_PATH |
 788                            MLX4_QP_OPTPAR_SCHED_QUEUE);
 789         }
 790
 791         if (attr_mask & IB_QP_TIMEOUT) {
 792                 context->pri_path.ackto = attr->timeout << 3;
 793                 optpar |= MLX4_QP_OPTPAR_ACK_TIMEOUT;
 794         }
 795
 796         if (attr_mask & IB_QP_ALT_PATH) {
 797                 if (attr->alt_port_num == 0 ||
 798                     attr->alt_port_num > dev->dev->caps.num_ports)
 799                         goto out;
 800
 801                 if (attr->alt_pkey_index >=
 802                     dev->dev->caps.pkey_table_len[attr->alt_port_num])
 803                         goto out;
 804
 805                 if (mlx4_set_path(dev, &attr->alt_ah_attr, &context->alt_path,
 806                                   attr->alt_port_num))
 807                         goto out;
 808
 809                 context->alt_path.pkey_index = attr->alt_pkey_index;
 810                 context->alt_path.ackto = attr->alt_timeout << 3;
 811                 optpar |= MLX4_QP_OPTPAR_ALT_ADDR_PATH;
 812         }
 813
 814         context->pd         = cpu_to_be32(to_mpd(ibqp->pd)->pdn);
 815         context->params1    = cpu_to_be32(MLX4_IB_ACK_REQ_FREQ << 28);
 816
 817         if (attr_mask & IB_QP_RNR_RETRY) {
 818                 context->params1 |= cpu_to_be32(attr->rnr_retry << 13);
 819                 optpar |= MLX4_QP_OPTPAR_RNR_RETRY;
 820         }
 821
 822         if (attr_mask & IB_QP_RETRY_CNT) {
 823                 context->params1 |= cpu_to_be32(attr->retry_cnt << 16);
 824                 optpar |= MLX4_QP_OPTPAR_RETRY_COUNT;
 825         }
 826
 827         if (attr_mask & IB_QP_MAX_QP_RD_ATOMIC) {
 828                 if (attr->max_rd_atomic)
 829                         context->params1 |=
 830                                 cpu_to_be32(fls(attr->max_rd_atomic - 1) << 21);
 831                 optpar |= MLX4_QP_OPTPAR_SRA_MAX;
 832         }
 833
 834         if (attr_mask & IB_QP_SQ_PSN)
 835                 context->next_send_psn = cpu_to_be32(attr->sq_psn);
 836
 837         context->cqn_send = cpu_to_be32(to_mcq(ibqp->send_cq)->mcq.cqn);
 838
 839         if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC) {
 840                 if (attr->max_dest_rd_atomic)
 841                         context->params2 |=
 842                                 cpu_to_be32(fls(attr->max_dest_rd_atomic - 1) << 21);
 843                 optpar |= MLX4_QP_OPTPAR_RRA_MAX;
 844         }
 845
 846         if (attr_mask & (IB_QP_ACCESS_FLAGS | IB_QP_MAX_DEST_RD_ATOMIC)) {
 847                 context->params2 |= to_mlx4_access_flags(qp, attr, attr_mask);
 848                 optpar |= MLX4_QP_OPTPAR_RWE | MLX4_QP_OPTPAR_RRE | MLX4_QP_OPTPAR_RAE;
 849         }
 850
 851         if (ibqp->srq)
 852                 context->params2 |= cpu_to_be32(MLX4_QP_BIT_RIC);
 853
 854         if (attr_mask & IB_QP_MIN_RNR_TIMER) {
 855                 context->rnr_nextrecvpsn |= cpu_to_be32(attr->min_rnr_timer << 24);
 856                 optpar |= MLX4_QP_OPTPAR_RNR_TIMEOUT;
 857         }
 858         if (attr_mask & IB_QP_RQ_PSN)
 859                 context->rnr_nextrecvpsn |= cpu_to_be32(attr->rq_psn);
 860
 861         context->cqn_recv = cpu_to_be32(to_mcq(ibqp->recv_cq)->mcq.cqn);
 862
 863         if (attr_mask & IB_QP_QKEY) {
 864                 context->qkey = cpu_to_be32(attr->qkey);
 865                 optpar |= MLX4_QP_OPTPAR_Q_KEY;
 866         }
 867
 868         if (ibqp->srq)
 869                 context->srqn = cpu_to_be32(1 << 24 | to_msrq(ibqp->srq)->msrq.srqn);
 870
 871         if (!ibqp->srq && cur_state == IB_QPS_RESET && new_state == IB_QPS_INIT)
 872                 context->db_rec_addr = cpu_to_be64(qp->db.dma);
 873
 874         if (cur_state == IB_QPS_INIT &&
 875             new_state == IB_QPS_RTR  &&
 876             (ibqp->qp_type == IB_QPT_GSI || ibqp->qp_type == IB_QPT_SMI ||
 877              ibqp->qp_type == IB_QPT_UD)) {
 878                 context->pri_path.sched_queue = (qp->port - 1) << 6;
 879                 if (is_qp0(dev, qp))
 880                         context->pri_path.sched_queue |= MLX4_IB_DEFAULT_QP0_SCHED_QUEUE;
 881                 else
 882                         context->pri_path.sched_queue |= MLX4_IB_DEFAULT_SCHED_QUEUE;
 883         }
 884
 885         if (cur_state == IB_QPS_RTS && new_state == IB_QPS_SQD  &&
 886             attr_mask & IB_QP_EN_SQD_ASYNC_NOTIFY && attr->en_sqd_async_notify)
 887                 sqd_event = 1;
 888         else
 889                 sqd_event = 0;
 890
 891         /*
 892          * Before passing a kernel QP to the HW, make sure that the
 893          * ownership bits of the send queue are set and the SQ
 894          * headroom is stamped so that the hardware doesn't start
 895          * processing stale work requests.
 896          */
 897         if (!ibqp->uobject && cur_state == IB_QPS_RESET && new_state == IB_QPS_INIT) {
 898                 struct mlx4_wqe_ctrl_seg *ctrl;
 899                 int i;
 900
 901                 for (i = 0; i < qp->sq.wqe_cnt; ++i) {
 902                         ctrl = get_send_wqe(qp, i);
 903                         ctrl->owner_opcode = cpu_to_be32(1 << 31);
 904
 905                         stamp_send_wqe(qp, i);
 906                 }
 907         }
 908
 909         err = mlx4_qp_modify(dev->dev, &qp->mtt, to_mlx4_state(cur_state),
 910                              to_mlx4_state(new_state), context, optpar,
 911                              sqd_event, &qp->mqp);
 912         if (err)
 913                 goto out;
 914
 915         qp->state = new_state;
 916
 917         if (attr_mask & IB_QP_ACCESS_FLAGS)
 918                 qp->atomic_rd_en = attr->qp_access_flags;
 919         if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC)
 920                 qp->resp_depth = attr->max_dest_rd_atomic;
 921         if (attr_mask & IB_QP_PORT)
 922                 qp->port = attr->port_num;
 923         if (attr_mask & IB_QP_ALT_PATH)
 924                 qp->alt_port = attr->alt_port_num;
 925
 926         if (is_sqp(dev, qp))
 927                 store_sqp_attrs(to_msqp(qp), attr, attr_mask);
 928
 929         /*
 930          * If we moved QP0 to RTR, bring the IB link up; if we moved
 931          * QP0 to RESET or ERROR, bring the link back down.
 932          */
 933         if (is_qp0(dev, qp)) {
 934                 if (cur_state != IB_QPS_RTR && new_state == IB_QPS_RTR)
 935                         if (mlx4_INIT_PORT(dev->dev, qp->port))
 936                                 printk(KERN_WARNING "INIT_PORT failed for port %d\n",
 937                                        qp->port);
 938
 939                 if (cur_state != IB_QPS_RESET && cur_state != IB_QPS_ERR &&
 940                     (new_state == IB_QPS_RESET || new_state == IB_QPS_ERR))
 941                         mlx4_CLOSE_PORT(dev->dev, qp->port);
 942         }
 943
 944         /*
 945          * If we moved a kernel QP to RESET, clean up all old CQ
 946          * entries and reinitialize the QP.
 947          */
 948         if (new_state == IB_QPS_RESET && !ibqp->uobject) {
 949                 mlx4_ib_cq_clean(to_mcq(ibqp->recv_cq), qp->mqp.qpn,
 950                                  ibqp->srq ? to_msrq(ibqp->srq): NULL);
 951                 if (ibqp->send_cq != ibqp->recv_cq)
 952                         mlx4_ib_cq_clean(to_mcq(ibqp->send_cq), qp->mqp.qpn, NULL);
 953
 954                 qp->rq.head = 0;
 955                 qp->rq.tail = 0;
 956                 qp->sq.head = 0;
 957                 qp->sq.tail = 0;
 958                 if (!ibqp->srq)
 959                         *qp->db.db  = 0;
 960         }
 961
 962 out:
 963         kfree(context);
 964         return err;
 965 }
 966
 967 static const struct ib_qp_attr mlx4_ib_qp_attr = { .port_num = 1 };
 968 static const int mlx4_ib_qp_attr_mask_table[IB_QPT_UD + 1] = {
 969                 [IB_QPT_UD]  = (IB_QP_PKEY_INDEX                |
 970                                 IB_QP_PORT                      |
 971                                 IB_QP_QKEY),
 972                 [IB_QPT_UC]  = (IB_QP_PKEY_INDEX                |
 973                                 IB_QP_PORT                      |
 974                                 IB_QP_ACCESS_FLAGS),
 975                 [IB_QPT_RC]  = (IB_QP_PKEY_INDEX                |
 976                                 IB_QP_PORT                      |
 977                                 IB_QP_ACCESS_FLAGS),
 978                 [IB_QPT_SMI] = (IB_QP_PKEY_INDEX                |
 979                                 IB_QP_QKEY),
 980                 [IB_QPT_GSI] = (IB_QP_PKEY_INDEX                |
 981                                 IB_QP_QKEY),
 982 };
 983
 984 int mlx4_ib_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr,
 985                       int attr_mask, struct ib_udata *udata)
 986 {
 987         struct mlx4_ib_dev *dev = to_mdev(ibqp->device);
 988         struct mlx4_ib_qp *qp = to_mqp(ibqp);
 989         enum ib_qp_state cur_state, new_state;
 990         int err = -EINVAL;
 991
 992         mutex_lock(&qp->mutex);
 993
 994         cur_state = attr_mask & IB_QP_CUR_STATE ? attr->cur_qp_state : qp->state;
 995         new_state = attr_mask & IB_QP_STATE ? attr->qp_state : cur_state;
 996
 997         if (!ib_modify_qp_is_ok(cur_state, new_state, ibqp->qp_type, attr_mask))
 998                 goto out;
 999
1000         if ((attr_mask & IB_QP_PORT) &&
1001             (attr->port_num == 0 || attr->port_num > dev->dev->caps.num_ports)) {
1002                 goto out;
1003         }
1004
1005         if (attr_mask & IB_QP_PKEY_INDEX) {
1006                 int p = attr_mask & IB_QP_PORT ? attr->port_num : qp->port;
1007                 if (attr->pkey_index >= dev->dev->caps.pkey_table_len[p])
1008                         goto out;
1009         }
1010
1011         if (attr_mask & IB_QP_MAX_QP_RD_ATOMIC &&
1012             attr->max_rd_atomic > dev->dev->caps.max_qp_init_rdma) {
1013                 goto out;
1014         }
1015
1016         if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC &&
1017             attr->max_dest_rd_atomic > dev->dev->caps.max_qp_dest_rdma) {
1018                 goto out;
1019         }
1020
1021         if (cur_state == new_state && cur_state == IB_QPS_RESET) {
1022                 err = 0;
1023                 goto out;
1024         }
1025
1026         if (cur_state == IB_QPS_RESET && new_state == IB_QPS_ERR) {
1027                 err = __mlx4_ib_modify_qp(ibqp, &mlx4_ib_qp_attr,
1028                                           mlx4_ib_qp_attr_mask_table[ibqp->qp_type],
1029                                           IB_QPS_RESET, IB_QPS_INIT);
1030                 if (err)
1031                         goto out;
1032                 cur_state = IB_QPS_INIT;
1033         }
1034
1035         err = __mlx4_ib_modify_qp(ibqp, attr, attr_mask, cur_state, new_state);
1036
1037 out:
1038         mutex_unlock(&qp->mutex);
1039         return err;
1040 }
1041
1042 static int build_mlx_header(struct mlx4_ib_sqp *sqp, struct ib_send_wr *wr,
1043                             void *wqe)
1044 {
1045         struct ib_device *ib_dev = &to_mdev(sqp->qp.ibqp.device)->ib_dev;
1046         struct mlx4_wqe_mlx_seg *mlx = wqe;
1047         struct mlx4_wqe_inline_seg *inl = wqe + sizeof *mlx;
1048         struct mlx4_ib_ah *ah = to_mah(wr->wr.ud.ah);
1049         u16 pkey;
1050         int send_size;
1051         int header_size;
1052         int spc;
1053         int i;
1054
1055         send_size = 0;
1056         for (i = 0; i < wr->num_sge; ++i)
1057                 send_size += wr->sg_list[i].length;
1058
1059         ib_ud_header_init(send_size, mlx4_ib_ah_grh_present(ah), &sqp->ud_header);
1060
1061         sqp->ud_header.lrh.service_level   =
1062                 be32_to_cpu(ah->av.sl_tclass_flowlabel) >> 28;
1063         sqp->ud_header.lrh.destination_lid = ah->av.dlid;
1064         sqp->ud_header.lrh.source_lid      = cpu_to_be16(ah->av.g_slid & 0x7f);
1065         if (mlx4_ib_ah_grh_present(ah)) {
1066                 sqp->ud_header.grh.traffic_class =
1067                         (be32_to_cpu(ah->av.sl_tclass_flowlabel) >> 20) & 0xff;
1068                 sqp->ud_header.grh.flow_label    =
1069                         ah->av.sl_tclass_flowlabel & cpu_to_be32(0xfffff);
1070                 sqp->ud_header.grh.hop_limit     = ah->av.hop_limit;
1071                 ib_get_cached_gid(ib_dev, be32_to_cpu(ah->av.port_pd) >> 24,
1072                                   ah->av.gid_index, &sqp->ud_header.grh.source_gid);
1073                 memcpy(sqp->ud_header.grh.destination_gid.raw,
1074                        ah->av.dgid, 16);
1075         }
1076
1077         mlx->flags &= cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE);
1078         mlx->flags |= cpu_to_be32((!sqp->qp.ibqp.qp_num ? MLX4_WQE_MLX_VL15 : 0) |
1079                                   (sqp->ud_header.lrh.destination_lid ==
1080                                    IB_LID_PERMISSIVE ? MLX4_WQE_MLX_SLR : 0) |
1081                                   (sqp->ud_header.lrh.service_level << 8));
1082         mlx->rlid   = sqp->ud_header.lrh.destination_lid;
1083
1084         switch (wr->opcode) {
1085         case IB_WR_SEND:
1086                 sqp->ud_header.bth.opcode        = IB_OPCODE_UD_SEND_ONLY;
1087                 sqp->ud_header.immediate_present = 0;
1088                 break;
1089         case IB_WR_SEND_WITH_IMM:
1090                 sqp->ud_header.bth.opcode        = IB_OPCODE_UD_SEND_ONLY_WITH_IMMEDIATE;
1091                 sqp->ud_header.immediate_present = 1;
1092                 sqp->ud_header.immediate_data    = wr->imm_data;
1093                 break;
1094         default:
1095                 return -EINVAL;
1096         }
1097
1098         sqp->ud_header.lrh.virtual_lane    = !sqp->qp.ibqp.qp_num ? 15 : 0;
1099         if (sqp->ud_header.lrh.destination_lid == IB_LID_PERMISSIVE)
1100                 sqp->ud_header.lrh.source_lid = IB_LID_PERMISSIVE;
1101         sqp->ud_header.bth.solicited_event = !!(wr->send_flags & IB_SEND_SOLICITED);
1102         if (!sqp->qp.ibqp.qp_num)
1103                 ib_get_cached_pkey(ib_dev, sqp->qp.port, sqp->pkey_index, &pkey);
1104         else
1105                 ib_get_cached_pkey(ib_dev, sqp->qp.port, wr->wr.ud.pkey_index, &pkey);
1106         sqp->ud_header.bth.pkey = cpu_to_be16(pkey);
1107         sqp->ud_header.bth.destination_qpn = cpu_to_be32(wr->wr.ud.remote_qpn);
1108         sqp->ud_header.bth.psn = cpu_to_be32((sqp->send_psn++) & ((1 << 24) - 1));
1109         sqp->ud_header.deth.qkey = cpu_to_be32(wr->wr.ud.remote_qkey & 0x80000000 ?
1110                                                sqp->qkey : wr->wr.ud.remote_qkey);
1111         sqp->ud_header.deth.source_qpn = cpu_to_be32(sqp->qp.ibqp.qp_num);
1112
1113         header_size = ib_ud_header_pack(&sqp->ud_header, sqp->header_buf);
1114
1115         if (0) {
1116                 printk(KERN_ERR "built UD header of size %d:\n", header_size);
1117                 for (i = 0; i < header_size / 4; ++i) {
1118                         if (i % 8 == 0)
1119                                 printk("  [%02x] ", i * 4);
1120                         printk(" %08x",
1121                                be32_to_cpu(((__be32 *) sqp->header_buf)[i]));
1122                         if ((i + 1) % 8 == 0)
1123                                 printk("\n");
1124                 }
1125                 printk("\n");
1126         }
1127
1128         /*
1129          * Inline data segments may not cross a 64 byte boundary.  If
1130          * our UD header is bigger than the space available up to the
1131          * next 64 byte boundary in the WQE, use two inline data
1132          * segments to hold the UD header.
1133          */
1134         spc = MLX4_INLINE_ALIGN -
1135                 ((unsigned long) (inl + 1) & (MLX4_INLINE_ALIGN - 1));
1136         if (header_size <= spc) {
1137                 inl->byte_count = cpu_to_be32(1 << 31 | header_size);
1138                 memcpy(inl + 1, sqp->header_buf, header_size);
1139                 i = 1;
1140         } else {
1141                 inl->byte_count = cpu_to_be32(1 << 31 | spc);
1142                 memcpy(inl + 1, sqp->header_buf, spc);
1143
1144                 inl = (void *) (inl + 1) + spc;
1145                 memcpy(inl + 1, sqp->header_buf + spc, header_size - spc);
1146                 /*
1147                  * Need a barrier here to make sure all the data is
1148                  * visible before the byte_count field is set.
1149                  * Otherwise the HCA prefetcher could grab the 64-byte
1150                  * chunk with this inline segment and get a valid (!=
1151                  * 0xffffffff) byte count but stale data, and end up
1152                  * generating a packet with bad headers.
1153                  *
1154                  * The first inline segment's byte_count field doesn't
1155                  * need a barrier, because it comes after a
1156                  * control/MLX segment and therefore is at an offset
1157                  * of 16 mod 64.
1158                  */
1159                 wmb();
1160                 inl->byte_count = cpu_to_be32(1 << 31 | (header_size - spc));
1161                 i = 2;
1162         }
1163
1164         return ALIGN(i * sizeof (struct mlx4_wqe_inline_seg) + header_size, 16);
1165 }
1166
1167 static int mlx4_wq_overflow(struct mlx4_ib_wq *wq, int nreq, struct ib_cq *ib_cq)
1168 {
1169         unsigned cur;
1170         struct mlx4_ib_cq *cq;
1171
1172         cur = wq->head - wq->tail;
1173         if (likely(cur + nreq < wq->max_post))
1174                 return 0;
1175
1176         cq = to_mcq(ib_cq);
1177         spin_lock(&cq->lock);
1178         cur = wq->head - wq->tail;
1179         spin_unlock(&cq->lock);
1180
1181         return cur + nreq >= wq->max_post;
1182 }
1183
1184 static __always_inline void set_raddr_seg(struct mlx4_wqe_raddr_seg *rseg,
1185                                           u64 remote_addr, u32 rkey)
1186 {
1187         rseg->raddr    = cpu_to_be64(remote_addr);
1188         rseg->rkey     = cpu_to_be32(rkey);
1189         rseg->reserved = 0;
1190 }
1191
1192 static void set_atomic_seg(struct mlx4_wqe_atomic_seg *aseg, struct ib_send_wr *wr)
1193 {
1194         if (wr->opcode == IB_WR_ATOMIC_CMP_AND_SWP) {
1195                 aseg->swap_add = cpu_to_be64(wr->wr.atomic.swap);
1196                 aseg->compare  = cpu_to_be64(wr->wr.atomic.compare_add);
1197         } else {
1198                 aseg->swap_add = cpu_to_be64(wr->wr.atomic.compare_add);
1199                 aseg->compare  = 0;
1200         }
1201
1202 }
1203
1204 static void set_datagram_seg(struct mlx4_wqe_datagram_seg *dseg,
1205                              struct ib_send_wr *wr)
1206 {
1207         memcpy(dseg->av, &to_mah(wr->wr.ud.ah)->av, sizeof (struct mlx4_av));
1208         dseg->dqpn = cpu_to_be32(wr->wr.ud.remote_qpn);
1209         dseg->qkey = cpu_to_be32(wr->wr.ud.remote_qkey);
1210
1211 }
1212
1213 static void set_data_seg(struct mlx4_wqe_data_seg *dseg,
1214                          struct ib_sge *sg)
1215 {
1216         dseg->byte_count = cpu_to_be32(sg->length);
1217         dseg->lkey       = cpu_to_be32(sg->lkey);
1218         dseg->addr       = cpu_to_be64(sg->addr);
1219 }
1220
1221 int mlx4_ib_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr,
1222                       struct ib_send_wr **bad_wr)
1223 {
1224         struct mlx4_ib_qp *qp = to_mqp(ibqp);
1225         void *wqe;
1226         struct mlx4_wqe_ctrl_seg *ctrl;
1227         unsigned long flags;
1228         int nreq;
1229         int err = 0;
1230         int ind;
1231         int size;
1232         int i;
1233
1234         spin_lock_irqsave(&qp->rq.lock, flags);
1235
1236         ind = qp->sq.head;
1237
1238         for (nreq = 0; wr; ++nreq, wr = wr->next) {
1239                 if (mlx4_wq_overflow(&qp->sq, nreq, qp->ibqp.send_cq)) {
1240                         err = -ENOMEM;
1241                         *bad_wr = wr;
1242                         goto out;
1243                 }
1244
1245                 if (unlikely(wr->num_sge > qp->sq.max_gs)) {
1246                         err = -EINVAL;
1247                         *bad_wr = wr;
1248                         goto out;
1249                 }
1250
1251                 ctrl = wqe = get_send_wqe(qp, ind & (qp->sq.wqe_cnt - 1));
1252                 qp->sq.wrid[ind & (qp->sq.wqe_cnt - 1)] = wr->wr_id;
1253
1254                 ctrl->srcrb_flags =
1255                         (wr->send_flags & IB_SEND_SIGNALED ?
1256                          cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE) : 0) |
1257                         (wr->send_flags & IB_SEND_SOLICITED ?
1258                          cpu_to_be32(MLX4_WQE_CTRL_SOLICITED) : 0) |
1259                         qp->sq_signal_bits;
1260
1261                 if (wr->opcode == IB_WR_SEND_WITH_IMM ||
1262                     wr->opcode == IB_WR_RDMA_WRITE_WITH_IMM)
1263                         ctrl->imm = wr->imm_data;
1264                 else
1265                         ctrl->imm = 0;
1266
1267                 wqe += sizeof *ctrl;
1268                 size = sizeof *ctrl / 16;
1269
1270                 switch (ibqp->qp_type) {
1271                 case IB_QPT_RC:
1272                 case IB_QPT_UC:
1273                         switch (wr->opcode) {
1274                         case IB_WR_ATOMIC_CMP_AND_SWP:
1275                         case IB_WR_ATOMIC_FETCH_AND_ADD:
1276                                 set_raddr_seg(wqe, wr->wr.atomic.remote_addr,
1277                                               wr->wr.atomic.rkey);
1278                                 wqe  += sizeof (struct mlx4_wqe_raddr_seg);
1279
1280                                 set_atomic_seg(wqe, wr);
1281                                 wqe  += sizeof (struct mlx4_wqe_atomic_seg);
1282
1283                                 size += (sizeof (struct mlx4_wqe_raddr_seg) +
1284                                          sizeof (struct mlx4_wqe_atomic_seg)) / 16;
1285
1286                                 break;
1287
1288                         case IB_WR_RDMA_READ:
1289                         case IB_WR_RDMA_WRITE:
1290                         case IB_WR_RDMA_WRITE_WITH_IMM:
1291                                 set_raddr_seg(wqe, wr->wr.rdma.remote_addr,
1292                                               wr->wr.rdma.rkey);
1293                                 wqe  += sizeof (struct mlx4_wqe_raddr_seg);
1294                                 size += sizeof (struct mlx4_wqe_raddr_seg) / 16;
1295                                 break;
1296
1297                         default:
1298                                 /* No extra segments required for sends */
1299                                 break;
1300                         }
1301                         break;
1302
1303                 case IB_QPT_UD:
1304                         set_datagram_seg(wqe, wr);
1305                         wqe  += sizeof (struct mlx4_wqe_datagram_seg);
1306                         size += sizeof (struct mlx4_wqe_datagram_seg) / 16;
1307                         break;
1308
1309                 case IB_QPT_SMI:
1310                 case IB_QPT_GSI:
1311                         err = build_mlx_header(to_msqp(qp), wr, ctrl);
1312                         if (err < 0) {
1313                                 *bad_wr = wr;
1314                                 goto out;
1315                         }
1316                         wqe  += err;
1317                         size += err / 16;
1318
1319                         err = 0;
1320                         break;
1321
1322                 default:
1323                         break;
1324                 }
1325
1326                 for (i = 0; i < wr->num_sge; ++i) {
1327                         set_data_seg(wqe, wr->sg_list + i);
1328
1329                         wqe  += sizeof (struct mlx4_wqe_data_seg);
1330                         size += sizeof (struct mlx4_wqe_data_seg) / 16;
1331                 }
1332
1333                 /* Add one more inline data segment for ICRC for MLX sends */
1334                 if (qp->ibqp.qp_type == IB_QPT_SMI || qp->ibqp.qp_type == IB_QPT_GSI) {
1335                         ((struct mlx4_wqe_inline_seg *) wqe)->byte_count =
1336                                 cpu_to_be32((1 << 31) | 4);
1337                         ((u32 *) wqe)[1] = 0;
1338                         wqe  += sizeof (struct mlx4_wqe_data_seg);
1339                         size += sizeof (struct mlx4_wqe_data_seg) / 16;
1340                 }
1341
1342                 ctrl->fence_size = (wr->send_flags & IB_SEND_FENCE ?
1343                                     MLX4_WQE_CTRL_FENCE : 0) | size;
1344
1345                 /*
1346                  * Make sure descriptor is fully written before
1347                  * setting ownership bit (because HW can start
1348                  * executing as soon as we do).
1349                  */
1350                 wmb();
1351
1352                 if (wr->opcode < 0 || wr->opcode >= ARRAY_SIZE(mlx4_ib_opcode)) {
1353                         err = -EINVAL;
1354                         goto out;
1355                 }
1356
1357                 ctrl->owner_opcode = mlx4_ib_opcode[wr->opcode] |
1358                         (ind & qp->sq.wqe_cnt ? cpu_to_be32(1 << 31) : 0);
1359
1360                 /*
1361                  * We can improve latency by not stamping the last
1362                  * send queue WQE until after ringing the doorbell, so
1363                  * only stamp here if there are still more WQEs to post.
1364                  */
1365                 if (wr->next)
1366                         stamp_send_wqe(qp, (ind + qp->sq_spare_wqes) &
1367                                        (qp->sq.wqe_cnt - 1));
1368
1369                 ++ind;
1370         }
1371
1372 out:
1373         if (likely(nreq)) {
1374                 qp->sq.head += nreq;
1375
1376                 /*
1377                  * Make sure that descriptors are written before
1378                  * doorbell record.
1379                  */
1380                 wmb();
1381
1382                 writel(qp->doorbell_qpn,
1383                        to_mdev(ibqp->device)->uar_map + MLX4_SEND_DOORBELL);
1384
1385                 /*
1386                  * Make sure doorbells don't leak out of SQ spinlock
1387                  * and reach the HCA out of order.
1388                  */
1389                 mmiowb();
1390
1391                 stamp_send_wqe(qp, (ind + qp->sq_spare_wqes - 1) &
1392                                (qp->sq.wqe_cnt - 1));
1393         }
1394
1395         spin_unlock_irqrestore(&qp->rq.lock, flags);
1396
1397         return err;
1398 }
1399
1400 int mlx4_ib_post_recv(struct ib_qp *ibqp, struct ib_recv_wr *wr,
1401                       struct ib_recv_wr **bad_wr)
1402 {
1403         struct mlx4_ib_qp *qp = to_mqp(ibqp);
1404         struct mlx4_wqe_data_seg *scat;
1405         unsigned long flags;
1406         int err = 0;
1407         int nreq;
1408         int ind;
1409         int i;
1410
1411         spin_lock_irqsave(&qp->rq.lock, flags);
1412
1413         ind = qp->rq.head & (qp->rq.wqe_cnt - 1);
1414
1415         for (nreq = 0; wr; ++nreq, wr = wr->next) {
1416                 if (mlx4_wq_overflow(&qp->rq, nreq, qp->ibqp.send_cq)) {
1417                         err = -ENOMEM;
1418                         *bad_wr = wr;
1419                         goto out;
1420                 }
1421
1422                 if (unlikely(wr->num_sge > qp->rq.max_gs)) {
1423                         err = -EINVAL;
1424                         *bad_wr = wr;
1425                         goto out;
1426                 }
1427
1428                 scat = get_recv_wqe(qp, ind);
1429
1430                 for (i = 0; i < wr->num_sge; ++i) {
1431                         scat[i].byte_count = cpu_to_be32(wr->sg_list[i].length);
1432                         scat[i].lkey       = cpu_to_be32(wr->sg_list[i].lkey);
1433                         scat[i].addr       = cpu_to_be64(wr->sg_list[i].addr);
1434                 }
1435
1436                 if (i < qp->rq.max_gs) {
1437                         scat[i].byte_count = 0;
1438                         scat[i].lkey       = cpu_to_be32(MLX4_INVALID_LKEY);
1439                         scat[i].addr       = 0;
1440                 }
1441
1442                 qp->rq.wrid[ind] = wr->wr_id;
1443
1444                 ind = (ind + 1) & (qp->rq.wqe_cnt - 1);
1445         }
1446
1447 out:
1448         if (likely(nreq)) {
1449                 qp->rq.head += nreq;
1450
1451                 /*
1452                  * Make sure that descriptors are written before
1453                  * doorbell record.
1454                  */
1455                 wmb();
1456
1457                 *qp->db.db = cpu_to_be32(qp->rq.head & 0xffff);
1458         }
1459
1460         spin_unlock_irqrestore(&qp->rq.lock, flags);
1461
1462         return err;
1463 }
1464
1465 static inline enum ib_qp_state to_ib_qp_state(enum mlx4_qp_state mlx4_state)
1466 {
1467         switch (mlx4_state) {
1468         case MLX4_QP_STATE_RST:      return IB_QPS_RESET;
1469         case MLX4_QP_STATE_INIT:     return IB_QPS_INIT;
1470         case MLX4_QP_STATE_RTR:      return IB_QPS_RTR;
1471         case MLX4_QP_STATE_RTS:      return IB_QPS_RTS;
1472         case MLX4_QP_STATE_SQ_DRAINING:
1473         case MLX4_QP_STATE_SQD:      return IB_QPS_SQD;
1474         case MLX4_QP_STATE_SQER:     return IB_QPS_SQE;
1475         case MLX4_QP_STATE_ERR:      return IB_QPS_ERR;
1476         default:                     return -1;
1477         }
1478 }
1479
1480 static inline enum ib_mig_state to_ib_mig_state(int mlx4_mig_state)
1481 {
1482         switch (mlx4_mig_state) {
1483         case MLX4_QP_PM_ARMED:          return IB_MIG_ARMED;
1484         case MLX4_QP_PM_REARM:          return IB_MIG_REARM;
1485         case MLX4_QP_PM_MIGRATED:       return IB_MIG_MIGRATED;
1486         default: return -1;
1487         }
1488 }
1489
1490 static int to_ib_qp_access_flags(int mlx4_flags)
1491 {
1492         int ib_flags = 0;
1493
1494         if (mlx4_flags & MLX4_QP_BIT_RRE)
1495                 ib_flags |= IB_ACCESS_REMOTE_READ;
1496         if (mlx4_flags & MLX4_QP_BIT_RWE)
1497                 ib_flags |= IB_ACCESS_REMOTE_WRITE;
1498         if (mlx4_flags & MLX4_QP_BIT_RAE)
1499                 ib_flags |= IB_ACCESS_REMOTE_ATOMIC;
1500
1501         return ib_flags;
1502 }
1503
1504 static void to_ib_ah_attr(struct mlx4_dev *dev, struct ib_ah_attr *ib_ah_attr,
1505                                 struct mlx4_qp_path *path)
1506 {
1507         memset(ib_ah_attr, 0, sizeof *ib_ah_attr);
1508         ib_ah_attr->port_num      = path->sched_queue & 0x40 ? 2 : 1;
1509
1510         if (ib_ah_attr->port_num == 0 || ib_ah_attr->port_num > dev->caps.num_ports)
1511                 return;
1512
1513         ib_ah_attr->dlid          = be16_to_cpu(path->rlid);
1514         ib_ah_attr->sl            = (path->sched_queue >> 2) & 0xf;
1515         ib_ah_attr->src_path_bits = path->grh_mylmc & 0x7f;
1516         ib_ah_attr->static_rate   = path->static_rate ? path->static_rate - 5 : 0;
1517         ib_ah_attr->ah_flags      = (path->grh_mylmc & (1 << 7)) ? IB_AH_GRH : 0;
1518         if (ib_ah_attr->ah_flags) {
1519                 ib_ah_attr->grh.sgid_index = path->mgid_index;
1520                 ib_ah_attr->grh.hop_limit  = path->hop_limit;
1521                 ib_ah_attr->grh.traffic_class =
1522                         (be32_to_cpu(path->tclass_flowlabel) >> 20) & 0xff;
1523                 ib_ah_attr->grh.flow_label =
1524                         be32_to_cpu(path->tclass_flowlabel) & 0xfffff;
1525                 memcpy(ib_ah_attr->grh.dgid.raw,
1526                         path->rgid, sizeof ib_ah_attr->grh.dgid.raw);
1527         }
1528 }
1529
1530 int mlx4_ib_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr, int qp_attr_mask,
1531                      struct ib_qp_init_attr *qp_init_attr)
1532 {
1533         struct mlx4_ib_dev *dev = to_mdev(ibqp->device);
1534         struct mlx4_ib_qp *qp = to_mqp(ibqp);
1535         struct mlx4_qp_context context;
1536         int mlx4_state;
1537         int err;
1538
1539         if (qp->state == IB_QPS_RESET) {
1540                 qp_attr->qp_state = IB_QPS_RESET;
1541                 goto done;
1542         }
1543
1544         err = mlx4_qp_query(dev->dev, &qp->mqp, &context);
1545         if (err)
1546                 return -EINVAL;
1547
1548         mlx4_state = be32_to_cpu(context.flags) >> 28;
1549
1550         qp_attr->qp_state            = to_ib_qp_state(mlx4_state);
1551         qp_attr->path_mtu            = context.mtu_msgmax >> 5;
1552         qp_attr->path_mig_state      =
1553                 to_ib_mig_state((be32_to_cpu(context.flags) >> 11) & 0x3);
1554         qp_attr->qkey                = be32_to_cpu(context.qkey);
1555         qp_attr->rq_psn              = be32_to_cpu(context.rnr_nextrecvpsn) & 0xffffff;
1556         qp_attr->sq_psn              = be32_to_cpu(context.next_send_psn) & 0xffffff;
1557         qp_attr->dest_qp_num         = be32_to_cpu(context.remote_qpn) & 0xffffff;
1558         qp_attr->qp_access_flags     =
1559                 to_ib_qp_access_flags(be32_to_cpu(context.params2));
1560
1561         if (qp->ibqp.qp_type == IB_QPT_RC || qp->ibqp.qp_type == IB_QPT_UC) {
1562                 to_ib_ah_attr(dev->dev, &qp_attr->ah_attr, &context.pri_path);
1563                 to_ib_ah_attr(dev->dev, &qp_attr->alt_ah_attr, &context.alt_path);
1564                 qp_attr->alt_pkey_index = context.alt_path.pkey_index & 0x7f;
1565                 qp_attr->alt_port_num   = qp_attr->alt_ah_attr.port_num;
1566         }
1567
1568         qp_attr->pkey_index = context.pri_path.pkey_index & 0x7f;
1569         if (qp_attr->qp_state == IB_QPS_INIT)
1570                 qp_attr->port_num = qp->port;
1571         else
1572                 qp_attr->port_num = context.pri_path.sched_queue & 0x40 ? 2 : 1;
1573
1574         /* qp_attr->en_sqd_async_notify is only applicable in modify qp */
1575         qp_attr->sq_draining = mlx4_state == MLX4_QP_STATE_SQ_DRAINING;
1576
1577         qp_attr->max_rd_atomic = 1 << ((be32_to_cpu(context.params1) >> 21) & 0x7);
1578
1579         qp_attr->max_dest_rd_atomic =
1580                 1 << ((be32_to_cpu(context.params2) >> 21) & 0x7);
1581         qp_attr->min_rnr_timer      =
1582                 (be32_to_cpu(context.rnr_nextrecvpsn) >> 24) & 0x1f;
1583         qp_attr->timeout            = context.pri_path.ackto >> 3;
1584         qp_attr->retry_cnt          = (be32_to_cpu(context.params1) >> 16) & 0x7;
1585         qp_attr->rnr_retry          = (be32_to_cpu(context.params1) >> 13) & 0x7;
1586         qp_attr->alt_timeout        = context.alt_path.ackto >> 3;
1587
1588 done:
1589         qp_attr->cur_qp_state        = qp_attr->qp_state;
1590         qp_attr->cap.max_recv_wr     = qp->rq.wqe_cnt;
1591         qp_attr->cap.max_recv_sge    = qp->rq.max_gs;
1592
1593         if (!ibqp->uobject) {
1594                 qp_attr->cap.max_send_wr  = qp->sq.wqe_cnt;
1595                 qp_attr->cap.max_send_sge = qp->sq.max_gs;
1596         } else {
1597                 qp_attr->cap.max_send_wr  = 0;
1598                 qp_attr->cap.max_send_sge = 0;
1599         }
1600
1601         /*
1602          * We don't support inline sends for kernel QPs (yet), and we
1603          * don't know what userspace's value should be.
1604          */
1605         qp_attr->cap.max_inline_data = 0;
1606
1607         qp_init_attr->cap            = qp_attr->cap;
1608
1609         return 0;
1610 }
1611