2 * Kernel-based Virtual Machine driver for Linux
4 * derived from drivers/kvm/kvm_main.c
6 * Copyright (C) 2006 Qumranet, Inc.
7 * Copyright (C) 2008 Qumranet, Inc.
8 * Copyright IBM Corporation, 2008
11 * Avi Kivity <avi@qumranet.com>
12 * Yaniv Kamay <yaniv@qumranet.com>
13 * Amit Shah <amit.shah@qumranet.com>
14 * Ben-Ami Yassour <benami@il.ibm.com>
16 * This work is licensed under the terms of the GNU GPL, version 2. See
17 * the COPYING file in the top-level directory.
21 #include <linux/kvm_host.h>
26 #include "kvm_cache_regs.h"
29 #include <linux/clocksource.h>
30 #include <linux/interrupt.h>
31 #include <linux/kvm.h>
33 #include <linux/vmalloc.h>
34 #include <linux/module.h>
35 #include <linux/mman.h>
36 #include <linux/highmem.h>
37 #include <linux/iommu.h>
38 #include <linux/intel-iommu.h>
39 #include <linux/cpufreq.h>
40 #include <linux/user-return-notifier.h>
41 #include <linux/srcu.h>
42 #include <linux/slab.h>
43 #include <linux/perf_event.h>
44 #include <trace/events/kvm.h>
46 #define CREATE_TRACE_POINTS
49 #include <asm/debugreg.h>
50 #include <asm/uaccess.h>
56 #define MAX_IO_MSRS 256
57 #define CR0_RESERVED_BITS \
58 (~(unsigned long)(X86_CR0_PE | X86_CR0_MP | X86_CR0_EM | X86_CR0_TS \
59 | X86_CR0_ET | X86_CR0_NE | X86_CR0_WP | X86_CR0_AM \
60 | X86_CR0_NW | X86_CR0_CD | X86_CR0_PG))
61 #define CR4_RESERVED_BITS \
62 (~(unsigned long)(X86_CR4_VME | X86_CR4_PVI | X86_CR4_TSD | X86_CR4_DE\
63 | X86_CR4_PSE | X86_CR4_PAE | X86_CR4_MCE \
64 | X86_CR4_PGE | X86_CR4_PCE | X86_CR4_OSFXSR \
65 | X86_CR4_OSXMMEXCPT | X86_CR4_VMXE))
67 #define CR8_RESERVED_BITS (~(unsigned long)X86_CR8_TPR)
69 #define KVM_MAX_MCE_BANKS 32
70 #define KVM_MCE_CAP_SUPPORTED MCG_CTL_P
73 * - enable syscall per default because its emulated by KVM
74 * - enable LME and LMA per default on 64 bit KVM
77 static u64 __read_mostly efer_reserved_bits = 0xfffffffffffffafeULL;
79 static u64 __read_mostly efer_reserved_bits = 0xfffffffffffffffeULL;
82 #define VM_STAT(x) offsetof(struct kvm, stat.x), KVM_STAT_VM
83 #define VCPU_STAT(x) offsetof(struct kvm_vcpu, stat.x), KVM_STAT_VCPU
85 static void update_cr8_intercept(struct kvm_vcpu *vcpu);
86 static int kvm_dev_ioctl_get_supported_cpuid(struct kvm_cpuid2 *cpuid,
87 struct kvm_cpuid_entry2 __user *entries);
89 struct kvm_x86_ops *kvm_x86_ops;
90 EXPORT_SYMBOL_GPL(kvm_x86_ops);
93 module_param_named(ignore_msrs, ignore_msrs, bool, S_IRUGO | S_IWUSR);
95 #define KVM_NR_SHARED_MSRS 16
97 struct kvm_shared_msrs_global {
99 u32 msrs[KVM_NR_SHARED_MSRS];
102 struct kvm_shared_msrs {
103 struct user_return_notifier urn;
105 struct kvm_shared_msr_values {
108 } values[KVM_NR_SHARED_MSRS];
111 static struct kvm_shared_msrs_global __read_mostly shared_msrs_global;
112 static DEFINE_PER_CPU(struct kvm_shared_msrs, shared_msrs);
114 struct kvm_stats_debugfs_item debugfs_entries[] = {
115 { "pf_fixed", VCPU_STAT(pf_fixed) },
116 { "pf_guest", VCPU_STAT(pf_guest) },
117 { "tlb_flush", VCPU_STAT(tlb_flush) },
118 { "invlpg", VCPU_STAT(invlpg) },
119 { "exits", VCPU_STAT(exits) },
120 { "io_exits", VCPU_STAT(io_exits) },
121 { "mmio_exits", VCPU_STAT(mmio_exits) },
122 { "signal_exits", VCPU_STAT(signal_exits) },
123 { "irq_window", VCPU_STAT(irq_window_exits) },
124 { "nmi_window", VCPU_STAT(nmi_window_exits) },
125 { "halt_exits", VCPU_STAT(halt_exits) },
126 { "halt_wakeup", VCPU_STAT(halt_wakeup) },
127 { "hypercalls", VCPU_STAT(hypercalls) },
128 { "request_irq", VCPU_STAT(request_irq_exits) },
129 { "irq_exits", VCPU_STAT(irq_exits) },
130 { "host_state_reload", VCPU_STAT(host_state_reload) },
131 { "efer_reload", VCPU_STAT(efer_reload) },
132 { "fpu_reload", VCPU_STAT(fpu_reload) },
133 { "insn_emulation", VCPU_STAT(insn_emulation) },
134 { "insn_emulation_fail", VCPU_STAT(insn_emulation_fail) },
135 { "irq_injections", VCPU_STAT(irq_injections) },
136 { "nmi_injections", VCPU_STAT(nmi_injections) },
137 { "mmu_shadow_zapped", VM_STAT(mmu_shadow_zapped) },
138 { "mmu_pte_write", VM_STAT(mmu_pte_write) },
139 { "mmu_pte_updated", VM_STAT(mmu_pte_updated) },
140 { "mmu_pde_zapped", VM_STAT(mmu_pde_zapped) },
141 { "mmu_flooded", VM_STAT(mmu_flooded) },
142 { "mmu_recycled", VM_STAT(mmu_recycled) },
143 { "mmu_cache_miss", VM_STAT(mmu_cache_miss) },
144 { "mmu_unsync", VM_STAT(mmu_unsync) },
145 { "remote_tlb_flush", VM_STAT(remote_tlb_flush) },
146 { "largepages", VM_STAT(lpages) },
150 static void kvm_on_user_return(struct user_return_notifier *urn)
153 struct kvm_shared_msrs *locals
154 = container_of(urn, struct kvm_shared_msrs, urn);
155 struct kvm_shared_msr_values *values;
157 for (slot = 0; slot < shared_msrs_global.nr; ++slot) {
158 values = &locals->values[slot];
159 if (values->host != values->curr) {
160 wrmsrl(shared_msrs_global.msrs[slot], values->host);
161 values->curr = values->host;
164 locals->registered = false;
165 user_return_notifier_unregister(urn);
168 static void shared_msr_update(unsigned slot, u32 msr)
170 struct kvm_shared_msrs *smsr;
173 smsr = &__get_cpu_var(shared_msrs);
174 /* only read, and nobody should modify it at this time,
175 * so don't need lock */
176 if (slot >= shared_msrs_global.nr) {
177 printk(KERN_ERR "kvm: invalid MSR slot!");
180 rdmsrl_safe(msr, &value);
181 smsr->values[slot].host = value;
182 smsr->values[slot].curr = value;
185 void kvm_define_shared_msr(unsigned slot, u32 msr)
187 if (slot >= shared_msrs_global.nr)
188 shared_msrs_global.nr = slot + 1;
189 shared_msrs_global.msrs[slot] = msr;
190 /* we need ensured the shared_msr_global have been updated */
193 EXPORT_SYMBOL_GPL(kvm_define_shared_msr);
195 static void kvm_shared_msr_cpu_online(void)
199 for (i = 0; i < shared_msrs_global.nr; ++i)
200 shared_msr_update(i, shared_msrs_global.msrs[i]);
203 void kvm_set_shared_msr(unsigned slot, u64 value, u64 mask)
205 struct kvm_shared_msrs *smsr = &__get_cpu_var(shared_msrs);
207 if (((value ^ smsr->values[slot].curr) & mask) == 0)
209 smsr->values[slot].curr = value;
210 wrmsrl(shared_msrs_global.msrs[slot], value);
211 if (!smsr->registered) {
212 smsr->urn.on_user_return = kvm_on_user_return;
213 user_return_notifier_register(&smsr->urn);
214 smsr->registered = true;
217 EXPORT_SYMBOL_GPL(kvm_set_shared_msr);
219 static void drop_user_return_notifiers(void *ignore)
221 struct kvm_shared_msrs *smsr = &__get_cpu_var(shared_msrs);
223 if (smsr->registered)
224 kvm_on_user_return(&smsr->urn);
227 u64 kvm_get_apic_base(struct kvm_vcpu *vcpu)
229 if (irqchip_in_kernel(vcpu->kvm))
230 return vcpu->arch.apic_base;
232 return vcpu->arch.apic_base;
234 EXPORT_SYMBOL_GPL(kvm_get_apic_base);
236 void kvm_set_apic_base(struct kvm_vcpu *vcpu, u64 data)
238 /* TODO: reserve bits check */
239 if (irqchip_in_kernel(vcpu->kvm))
240 kvm_lapic_set_base(vcpu, data);
242 vcpu->arch.apic_base = data;
244 EXPORT_SYMBOL_GPL(kvm_set_apic_base);
246 #define EXCPT_BENIGN 0
247 #define EXCPT_CONTRIBUTORY 1
250 static int exception_class(int vector)
260 return EXCPT_CONTRIBUTORY;
267 static void kvm_multiple_exception(struct kvm_vcpu *vcpu,
268 unsigned nr, bool has_error, u32 error_code,
274 if (!vcpu->arch.exception.pending) {
276 vcpu->arch.exception.pending = true;
277 vcpu->arch.exception.has_error_code = has_error;
278 vcpu->arch.exception.nr = nr;
279 vcpu->arch.exception.error_code = error_code;
280 vcpu->arch.exception.reinject = true;
284 /* to check exception */
285 prev_nr = vcpu->arch.exception.nr;
286 if (prev_nr == DF_VECTOR) {
287 /* triple fault -> shutdown */
288 set_bit(KVM_REQ_TRIPLE_FAULT, &vcpu->requests);
291 class1 = exception_class(prev_nr);
292 class2 = exception_class(nr);
293 if ((class1 == EXCPT_CONTRIBUTORY && class2 == EXCPT_CONTRIBUTORY)
294 || (class1 == EXCPT_PF && class2 != EXCPT_BENIGN)) {
295 /* generate double fault per SDM Table 5-5 */
296 vcpu->arch.exception.pending = true;
297 vcpu->arch.exception.has_error_code = true;
298 vcpu->arch.exception.nr = DF_VECTOR;
299 vcpu->arch.exception.error_code = 0;
301 /* replace previous exception with a new one in a hope
302 that instruction re-execution will regenerate lost
307 void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr)
309 kvm_multiple_exception(vcpu, nr, false, 0, false);
311 EXPORT_SYMBOL_GPL(kvm_queue_exception);
313 void kvm_requeue_exception(struct kvm_vcpu *vcpu, unsigned nr)
315 kvm_multiple_exception(vcpu, nr, false, 0, true);
317 EXPORT_SYMBOL_GPL(kvm_requeue_exception);
319 void kvm_inject_page_fault(struct kvm_vcpu *vcpu, unsigned long addr,
322 ++vcpu->stat.pf_guest;
323 vcpu->arch.cr2 = addr;
324 kvm_queue_exception_e(vcpu, PF_VECTOR, error_code);
327 void kvm_inject_nmi(struct kvm_vcpu *vcpu)
329 vcpu->arch.nmi_pending = 1;
331 EXPORT_SYMBOL_GPL(kvm_inject_nmi);
333 void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code)
335 kvm_multiple_exception(vcpu, nr, true, error_code, false);
337 EXPORT_SYMBOL_GPL(kvm_queue_exception_e);
339 void kvm_requeue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code)
341 kvm_multiple_exception(vcpu, nr, true, error_code, true);
343 EXPORT_SYMBOL_GPL(kvm_requeue_exception_e);
346 * Checks if cpl <= required_cpl; if true, return true. Otherwise queue
347 * a #GP and return false.
349 bool kvm_require_cpl(struct kvm_vcpu *vcpu, int required_cpl)
351 if (kvm_x86_ops->get_cpl(vcpu) <= required_cpl)
353 kvm_queue_exception_e(vcpu, GP_VECTOR, 0);
356 EXPORT_SYMBOL_GPL(kvm_require_cpl);
359 * Load the pae pdptrs. Return true is they are all valid.
361 int load_pdptrs(struct kvm_vcpu *vcpu, unsigned long cr3)
363 gfn_t pdpt_gfn = cr3 >> PAGE_SHIFT;
364 unsigned offset = ((cr3 & (PAGE_SIZE-1)) >> 5) << 2;
367 u64 pdpte[ARRAY_SIZE(vcpu->arch.pdptrs)];
369 ret = kvm_read_guest_page(vcpu->kvm, pdpt_gfn, pdpte,
370 offset * sizeof(u64), sizeof(pdpte));
375 for (i = 0; i < ARRAY_SIZE(pdpte); ++i) {
376 if (is_present_gpte(pdpte[i]) &&
377 (pdpte[i] & vcpu->arch.mmu.rsvd_bits_mask[0][2])) {
384 memcpy(vcpu->arch.pdptrs, pdpte, sizeof(vcpu->arch.pdptrs));
385 __set_bit(VCPU_EXREG_PDPTR,
386 (unsigned long *)&vcpu->arch.regs_avail);
387 __set_bit(VCPU_EXREG_PDPTR,
388 (unsigned long *)&vcpu->arch.regs_dirty);
393 EXPORT_SYMBOL_GPL(load_pdptrs);
395 static bool pdptrs_changed(struct kvm_vcpu *vcpu)
397 u64 pdpte[ARRAY_SIZE(vcpu->arch.pdptrs)];
401 if (is_long_mode(vcpu) || !is_pae(vcpu))
404 if (!test_bit(VCPU_EXREG_PDPTR,
405 (unsigned long *)&vcpu->arch.regs_avail))
408 r = kvm_read_guest(vcpu->kvm, vcpu->arch.cr3 & ~31u, pdpte, sizeof(pdpte));
411 changed = memcmp(pdpte, vcpu->arch.pdptrs, sizeof(pdpte)) != 0;
417 void kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
422 if (cr0 & 0xffffffff00000000UL) {
423 kvm_inject_gp(vcpu, 0);
428 cr0 &= ~CR0_RESERVED_BITS;
430 if ((cr0 & X86_CR0_NW) && !(cr0 & X86_CR0_CD)) {
431 kvm_inject_gp(vcpu, 0);
435 if ((cr0 & X86_CR0_PG) && !(cr0 & X86_CR0_PE)) {
436 kvm_inject_gp(vcpu, 0);
440 if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) {
442 if ((vcpu->arch.efer & EFER_LME)) {
446 kvm_inject_gp(vcpu, 0);
449 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
451 kvm_inject_gp(vcpu, 0);
457 if (is_pae(vcpu) && !load_pdptrs(vcpu, vcpu->arch.cr3)) {
458 kvm_inject_gp(vcpu, 0);
464 kvm_x86_ops->set_cr0(vcpu, cr0);
466 kvm_mmu_reset_context(vcpu);
469 EXPORT_SYMBOL_GPL(kvm_set_cr0);
471 void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw)
473 kvm_set_cr0(vcpu, kvm_read_cr0_bits(vcpu, ~0x0ful) | (msw & 0x0f));
475 EXPORT_SYMBOL_GPL(kvm_lmsw);
477 void kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
479 unsigned long old_cr4 = kvm_read_cr4(vcpu);
480 unsigned long pdptr_bits = X86_CR4_PGE | X86_CR4_PSE | X86_CR4_PAE;
482 if (cr4 & CR4_RESERVED_BITS) {
483 kvm_inject_gp(vcpu, 0);
487 if (is_long_mode(vcpu)) {
488 if (!(cr4 & X86_CR4_PAE)) {
489 kvm_inject_gp(vcpu, 0);
492 } else if (is_paging(vcpu) && (cr4 & X86_CR4_PAE)
493 && ((cr4 ^ old_cr4) & pdptr_bits)
494 && !load_pdptrs(vcpu, vcpu->arch.cr3)) {
495 kvm_inject_gp(vcpu, 0);
499 if (cr4 & X86_CR4_VMXE) {
500 kvm_inject_gp(vcpu, 0);
503 kvm_x86_ops->set_cr4(vcpu, cr4);
504 vcpu->arch.cr4 = cr4;
505 kvm_mmu_reset_context(vcpu);
507 EXPORT_SYMBOL_GPL(kvm_set_cr4);
509 void kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3)
511 if (cr3 == vcpu->arch.cr3 && !pdptrs_changed(vcpu)) {
512 kvm_mmu_sync_roots(vcpu);
513 kvm_mmu_flush_tlb(vcpu);
517 if (is_long_mode(vcpu)) {
518 if (cr3 & CR3_L_MODE_RESERVED_BITS) {
519 kvm_inject_gp(vcpu, 0);
524 if (cr3 & CR3_PAE_RESERVED_BITS) {
525 kvm_inject_gp(vcpu, 0);
528 if (is_paging(vcpu) && !load_pdptrs(vcpu, cr3)) {
529 kvm_inject_gp(vcpu, 0);
534 * We don't check reserved bits in nonpae mode, because
535 * this isn't enforced, and VMware depends on this.
540 * Does the new cr3 value map to physical memory? (Note, we
541 * catch an invalid cr3 even in real-mode, because it would
542 * cause trouble later on when we turn on paging anyway.)
544 * A real CPU would silently accept an invalid cr3 and would
545 * attempt to use it - with largely undefined (and often hard
546 * to debug) behavior on the guest side.
548 if (unlikely(!gfn_to_memslot(vcpu->kvm, cr3 >> PAGE_SHIFT)))
549 kvm_inject_gp(vcpu, 0);
551 vcpu->arch.cr3 = cr3;
552 vcpu->arch.mmu.new_cr3(vcpu);
555 EXPORT_SYMBOL_GPL(kvm_set_cr3);
557 void kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8)
559 if (cr8 & CR8_RESERVED_BITS) {
560 kvm_inject_gp(vcpu, 0);
563 if (irqchip_in_kernel(vcpu->kvm))
564 kvm_lapic_set_tpr(vcpu, cr8);
566 vcpu->arch.cr8 = cr8;
568 EXPORT_SYMBOL_GPL(kvm_set_cr8);
570 unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu)
572 if (irqchip_in_kernel(vcpu->kvm))
573 return kvm_lapic_get_cr8(vcpu);
575 return vcpu->arch.cr8;
577 EXPORT_SYMBOL_GPL(kvm_get_cr8);
579 int kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val)
583 vcpu->arch.db[dr] = val;
584 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP))
585 vcpu->arch.eff_db[dr] = val;
588 if (kvm_read_cr4_bits(vcpu, X86_CR4_DE)) {
589 kvm_queue_exception(vcpu, UD_VECTOR);
594 if (val & 0xffffffff00000000ULL) {
595 kvm_inject_gp(vcpu, 0);
598 vcpu->arch.dr6 = (val & DR6_VOLATILE) | DR6_FIXED_1;
601 if (kvm_read_cr4_bits(vcpu, X86_CR4_DE)) {
602 kvm_queue_exception(vcpu, UD_VECTOR);
607 if (val & 0xffffffff00000000ULL) {
608 kvm_inject_gp(vcpu, 0);
611 vcpu->arch.dr7 = (val & DR7_VOLATILE) | DR7_FIXED_1;
612 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)) {
613 kvm_x86_ops->set_dr7(vcpu, vcpu->arch.dr7);
614 vcpu->arch.switch_db_regs = (val & DR7_BP_EN_MASK);
621 EXPORT_SYMBOL_GPL(kvm_set_dr);
623 int kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val)
627 *val = vcpu->arch.db[dr];
630 if (kvm_read_cr4_bits(vcpu, X86_CR4_DE)) {
631 kvm_queue_exception(vcpu, UD_VECTOR);
636 *val = vcpu->arch.dr6;
639 if (kvm_read_cr4_bits(vcpu, X86_CR4_DE)) {
640 kvm_queue_exception(vcpu, UD_VECTOR);
645 *val = vcpu->arch.dr7;
651 EXPORT_SYMBOL_GPL(kvm_get_dr);
653 static inline u32 bit(int bitno)
655 return 1 << (bitno & 31);
659 * List of msr numbers which we expose to userspace through KVM_GET_MSRS
660 * and KVM_SET_MSRS, and KVM_GET_MSR_INDEX_LIST.
662 * This list is modified at module load time to reflect the
663 * capabilities of the host cpu. This capabilities test skips MSRs that are
664 * kvm-specific. Those are put in the beginning of the list.
667 #define KVM_SAVE_MSRS_BEGIN 5
668 static u32 msrs_to_save[] = {
669 MSR_KVM_SYSTEM_TIME, MSR_KVM_WALL_CLOCK,
670 HV_X64_MSR_GUEST_OS_ID, HV_X64_MSR_HYPERCALL,
671 HV_X64_MSR_APIC_ASSIST_PAGE,
672 MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP,
675 MSR_CSTAR, MSR_KERNEL_GS_BASE, MSR_SYSCALL_MASK, MSR_LSTAR,
677 MSR_IA32_TSC, MSR_IA32_PERF_STATUS, MSR_IA32_CR_PAT, MSR_VM_HSAVE_PA
680 static unsigned num_msrs_to_save;
682 static u32 emulated_msrs[] = {
683 MSR_IA32_MISC_ENABLE,
686 static void set_efer(struct kvm_vcpu *vcpu, u64 efer)
688 if (efer & efer_reserved_bits) {
689 kvm_inject_gp(vcpu, 0);
694 && (vcpu->arch.efer & EFER_LME) != (efer & EFER_LME)) {
695 kvm_inject_gp(vcpu, 0);
699 if (efer & EFER_FFXSR) {
700 struct kvm_cpuid_entry2 *feat;
702 feat = kvm_find_cpuid_entry(vcpu, 0x80000001, 0);
703 if (!feat || !(feat->edx & bit(X86_FEATURE_FXSR_OPT))) {
704 kvm_inject_gp(vcpu, 0);
709 if (efer & EFER_SVME) {
710 struct kvm_cpuid_entry2 *feat;
712 feat = kvm_find_cpuid_entry(vcpu, 0x80000001, 0);
713 if (!feat || !(feat->ecx & bit(X86_FEATURE_SVM))) {
714 kvm_inject_gp(vcpu, 0);
719 kvm_x86_ops->set_efer(vcpu, efer);
722 efer |= vcpu->arch.efer & EFER_LMA;
724 vcpu->arch.efer = efer;
726 vcpu->arch.mmu.base_role.nxe = (efer & EFER_NX) && !tdp_enabled;
727 kvm_mmu_reset_context(vcpu);
730 void kvm_enable_efer_bits(u64 mask)
732 efer_reserved_bits &= ~mask;
734 EXPORT_SYMBOL_GPL(kvm_enable_efer_bits);
738 * Writes msr value into into the appropriate "register".
739 * Returns 0 on success, non-0 otherwise.
740 * Assumes vcpu_load() was already called.
742 int kvm_set_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 data)
744 return kvm_x86_ops->set_msr(vcpu, msr_index, data);
748 * Adapt set_msr() to msr_io()'s calling convention
750 static int do_set_msr(struct kvm_vcpu *vcpu, unsigned index, u64 *data)
752 return kvm_set_msr(vcpu, index, *data);
755 static void kvm_write_wall_clock(struct kvm *kvm, gpa_t wall_clock)
758 struct pvclock_wall_clock wc;
759 struct timespec boot;
766 kvm_write_guest(kvm, wall_clock, &version, sizeof(version));
769 * The guest calculates current wall clock time by adding
770 * system time (updated by kvm_write_guest_time below) to the
771 * wall clock specified here. guest system time equals host
772 * system time for us, thus we must fill in host boot time here.
776 wc.sec = boot.tv_sec;
777 wc.nsec = boot.tv_nsec;
778 wc.version = version;
780 kvm_write_guest(kvm, wall_clock, &wc, sizeof(wc));
783 kvm_write_guest(kvm, wall_clock, &version, sizeof(version));
786 static uint32_t div_frac(uint32_t dividend, uint32_t divisor)
788 uint32_t quotient, remainder;
790 /* Don't try to replace with do_div(), this one calculates
791 * "(dividend << 32) / divisor" */
793 : "=a" (quotient), "=d" (remainder)
794 : "0" (0), "1" (dividend), "r" (divisor) );
798 static void kvm_set_time_scale(uint32_t tsc_khz, struct pvclock_vcpu_time_info *hv_clock)
800 uint64_t nsecs = 1000000000LL;
805 tps64 = tsc_khz * 1000LL;
806 while (tps64 > nsecs*2) {
811 tps32 = (uint32_t)tps64;
812 while (tps32 <= (uint32_t)nsecs) {
817 hv_clock->tsc_shift = shift;
818 hv_clock->tsc_to_system_mul = div_frac(nsecs, tps32);
820 pr_debug("%s: tsc_khz %u, tsc_shift %d, tsc_mul %u\n",
821 __func__, tsc_khz, hv_clock->tsc_shift,
822 hv_clock->tsc_to_system_mul);
825 static DEFINE_PER_CPU(unsigned long, cpu_tsc_khz);
827 static void kvm_write_guest_time(struct kvm_vcpu *v)
831 struct kvm_vcpu_arch *vcpu = &v->arch;
833 unsigned long this_tsc_khz;
835 if ((!vcpu->time_page))
838 this_tsc_khz = get_cpu_var(cpu_tsc_khz);
839 if (unlikely(vcpu->hv_clock_tsc_khz != this_tsc_khz)) {
840 kvm_set_time_scale(this_tsc_khz, &vcpu->hv_clock);
841 vcpu->hv_clock_tsc_khz = this_tsc_khz;
843 put_cpu_var(cpu_tsc_khz);
845 /* Keep irq disabled to prevent changes to the clock */
846 local_irq_save(flags);
847 kvm_get_msr(v, MSR_IA32_TSC, &vcpu->hv_clock.tsc_timestamp);
849 monotonic_to_bootbased(&ts);
850 local_irq_restore(flags);
852 /* With all the info we got, fill in the values */
854 vcpu->hv_clock.system_time = ts.tv_nsec +
855 (NSEC_PER_SEC * (u64)ts.tv_sec) + v->kvm->arch.kvmclock_offset;
858 * The interface expects us to write an even number signaling that the
859 * update is finished. Since the guest won't see the intermediate
860 * state, we just increase by 2 at the end.
862 vcpu->hv_clock.version += 2;
864 shared_kaddr = kmap_atomic(vcpu->time_page, KM_USER0);
866 memcpy(shared_kaddr + vcpu->time_offset, &vcpu->hv_clock,
867 sizeof(vcpu->hv_clock));
869 kunmap_atomic(shared_kaddr, KM_USER0);
871 mark_page_dirty(v->kvm, vcpu->time >> PAGE_SHIFT);
874 static int kvm_request_guest_time_update(struct kvm_vcpu *v)
876 struct kvm_vcpu_arch *vcpu = &v->arch;
878 if (!vcpu->time_page)
880 set_bit(KVM_REQ_KVMCLOCK_UPDATE, &v->requests);
884 static bool msr_mtrr_valid(unsigned msr)
887 case 0x200 ... 0x200 + 2 * KVM_NR_VAR_MTRR - 1:
888 case MSR_MTRRfix64K_00000:
889 case MSR_MTRRfix16K_80000:
890 case MSR_MTRRfix16K_A0000:
891 case MSR_MTRRfix4K_C0000:
892 case MSR_MTRRfix4K_C8000:
893 case MSR_MTRRfix4K_D0000:
894 case MSR_MTRRfix4K_D8000:
895 case MSR_MTRRfix4K_E0000:
896 case MSR_MTRRfix4K_E8000:
897 case MSR_MTRRfix4K_F0000:
898 case MSR_MTRRfix4K_F8000:
899 case MSR_MTRRdefType:
900 case MSR_IA32_CR_PAT:
908 static bool valid_pat_type(unsigned t)
910 return t < 8 && (1 << t) & 0xf3; /* 0, 1, 4, 5, 6, 7 */
913 static bool valid_mtrr_type(unsigned t)
915 return t < 8 && (1 << t) & 0x73; /* 0, 1, 4, 5, 6 */
918 static bool mtrr_valid(struct kvm_vcpu *vcpu, u32 msr, u64 data)
922 if (!msr_mtrr_valid(msr))
925 if (msr == MSR_IA32_CR_PAT) {
926 for (i = 0; i < 8; i++)
927 if (!valid_pat_type((data >> (i * 8)) & 0xff))
930 } else if (msr == MSR_MTRRdefType) {
933 return valid_mtrr_type(data & 0xff);
934 } else if (msr >= MSR_MTRRfix64K_00000 && msr <= MSR_MTRRfix4K_F8000) {
935 for (i = 0; i < 8 ; i++)
936 if (!valid_mtrr_type((data >> (i * 8)) & 0xff))
942 return valid_mtrr_type(data & 0xff);
945 static int set_msr_mtrr(struct kvm_vcpu *vcpu, u32 msr, u64 data)
947 u64 *p = (u64 *)&vcpu->arch.mtrr_state.fixed_ranges;
949 if (!mtrr_valid(vcpu, msr, data))
952 if (msr == MSR_MTRRdefType) {
953 vcpu->arch.mtrr_state.def_type = data;
954 vcpu->arch.mtrr_state.enabled = (data & 0xc00) >> 10;
955 } else if (msr == MSR_MTRRfix64K_00000)
957 else if (msr == MSR_MTRRfix16K_80000 || msr == MSR_MTRRfix16K_A0000)
958 p[1 + msr - MSR_MTRRfix16K_80000] = data;
959 else if (msr >= MSR_MTRRfix4K_C0000 && msr <= MSR_MTRRfix4K_F8000)
960 p[3 + msr - MSR_MTRRfix4K_C0000] = data;
961 else if (msr == MSR_IA32_CR_PAT)
962 vcpu->arch.pat = data;
963 else { /* Variable MTRRs */
964 int idx, is_mtrr_mask;
967 idx = (msr - 0x200) / 2;
968 is_mtrr_mask = msr - 0x200 - 2 * idx;
971 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].base_lo;
974 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].mask_lo;
978 kvm_mmu_reset_context(vcpu);
982 static int set_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 data)
984 u64 mcg_cap = vcpu->arch.mcg_cap;
985 unsigned bank_num = mcg_cap & 0xff;
988 case MSR_IA32_MCG_STATUS:
989 vcpu->arch.mcg_status = data;
991 case MSR_IA32_MCG_CTL:
992 if (!(mcg_cap & MCG_CTL_P))
994 if (data != 0 && data != ~(u64)0)
996 vcpu->arch.mcg_ctl = data;
999 if (msr >= MSR_IA32_MC0_CTL &&
1000 msr < MSR_IA32_MC0_CTL + 4 * bank_num) {
1001 u32 offset = msr - MSR_IA32_MC0_CTL;
1002 /* only 0 or all 1s can be written to IA32_MCi_CTL
1003 * some Linux kernels though clear bit 10 in bank 4 to
1004 * workaround a BIOS/GART TBL issue on AMD K8s, ignore
1005 * this to avoid an uncatched #GP in the guest
1007 if ((offset & 0x3) == 0 &&
1008 data != 0 && (data | (1 << 10)) != ~(u64)0)
1010 vcpu->arch.mce_banks[offset] = data;
1018 static int xen_hvm_config(struct kvm_vcpu *vcpu, u64 data)
1020 struct kvm *kvm = vcpu->kvm;
1021 int lm = is_long_mode(vcpu);
1022 u8 *blob_addr = lm ? (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_64
1023 : (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_32;
1024 u8 blob_size = lm ? kvm->arch.xen_hvm_config.blob_size_64
1025 : kvm->arch.xen_hvm_config.blob_size_32;
1026 u32 page_num = data & ~PAGE_MASK;
1027 u64 page_addr = data & PAGE_MASK;
1032 if (page_num >= blob_size)
1035 page = kzalloc(PAGE_SIZE, GFP_KERNEL);
1039 if (copy_from_user(page, blob_addr + (page_num * PAGE_SIZE), PAGE_SIZE))
1041 if (kvm_write_guest(kvm, page_addr, page, PAGE_SIZE))
1050 static bool kvm_hv_hypercall_enabled(struct kvm *kvm)
1052 return kvm->arch.hv_hypercall & HV_X64_MSR_HYPERCALL_ENABLE;
1055 static bool kvm_hv_msr_partition_wide(u32 msr)
1059 case HV_X64_MSR_GUEST_OS_ID:
1060 case HV_X64_MSR_HYPERCALL:
1068 static int set_msr_hyperv_pw(struct kvm_vcpu *vcpu, u32 msr, u64 data)
1070 struct kvm *kvm = vcpu->kvm;
1073 case HV_X64_MSR_GUEST_OS_ID:
1074 kvm->arch.hv_guest_os_id = data;
1075 /* setting guest os id to zero disables hypercall page */
1076 if (!kvm->arch.hv_guest_os_id)
1077 kvm->arch.hv_hypercall &= ~HV_X64_MSR_HYPERCALL_ENABLE;
1079 case HV_X64_MSR_HYPERCALL: {
1084 /* if guest os id is not set hypercall should remain disabled */
1085 if (!kvm->arch.hv_guest_os_id)
1087 if (!(data & HV_X64_MSR_HYPERCALL_ENABLE)) {
1088 kvm->arch.hv_hypercall = data;
1091 gfn = data >> HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_SHIFT;
1092 addr = gfn_to_hva(kvm, gfn);
1093 if (kvm_is_error_hva(addr))
1095 kvm_x86_ops->patch_hypercall(vcpu, instructions);
1096 ((unsigned char *)instructions)[3] = 0xc3; /* ret */
1097 if (copy_to_user((void __user *)addr, instructions, 4))
1099 kvm->arch.hv_hypercall = data;
1103 pr_unimpl(vcpu, "HYPER-V unimplemented wrmsr: 0x%x "
1104 "data 0x%llx\n", msr, data);
1110 static int set_msr_hyperv(struct kvm_vcpu *vcpu, u32 msr, u64 data)
1113 case HV_X64_MSR_APIC_ASSIST_PAGE: {
1116 if (!(data & HV_X64_MSR_APIC_ASSIST_PAGE_ENABLE)) {
1117 vcpu->arch.hv_vapic = data;
1120 addr = gfn_to_hva(vcpu->kvm, data >>
1121 HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_SHIFT);
1122 if (kvm_is_error_hva(addr))
1124 if (clear_user((void __user *)addr, PAGE_SIZE))
1126 vcpu->arch.hv_vapic = data;
1129 case HV_X64_MSR_EOI:
1130 return kvm_hv_vapic_msr_write(vcpu, APIC_EOI, data);
1131 case HV_X64_MSR_ICR:
1132 return kvm_hv_vapic_msr_write(vcpu, APIC_ICR, data);
1133 case HV_X64_MSR_TPR:
1134 return kvm_hv_vapic_msr_write(vcpu, APIC_TASKPRI, data);
1136 pr_unimpl(vcpu, "HYPER-V unimplemented wrmsr: 0x%x "
1137 "data 0x%llx\n", msr, data);
1144 int kvm_set_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 data)
1148 set_efer(vcpu, data);
1151 data &= ~(u64)0x40; /* ignore flush filter disable */
1152 data &= ~(u64)0x100; /* ignore ignne emulation enable */
1154 pr_unimpl(vcpu, "unimplemented HWCR wrmsr: 0x%llx\n",
1159 case MSR_FAM10H_MMIO_CONF_BASE:
1161 pr_unimpl(vcpu, "unimplemented MMIO_CONF_BASE wrmsr: "
1166 case MSR_AMD64_NB_CFG:
1168 case MSR_IA32_DEBUGCTLMSR:
1170 /* We support the non-activated case already */
1172 } else if (data & ~(DEBUGCTLMSR_LBR | DEBUGCTLMSR_BTF)) {
1173 /* Values other than LBR and BTF are vendor-specific,
1174 thus reserved and should throw a #GP */
1177 pr_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTLMSR 0x%llx, nop\n",
1180 case MSR_IA32_UCODE_REV:
1181 case MSR_IA32_UCODE_WRITE:
1182 case MSR_VM_HSAVE_PA:
1183 case MSR_AMD64_PATCH_LOADER:
1185 case 0x200 ... 0x2ff:
1186 return set_msr_mtrr(vcpu, msr, data);
1187 case MSR_IA32_APICBASE:
1188 kvm_set_apic_base(vcpu, data);
1190 case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff:
1191 return kvm_x2apic_msr_write(vcpu, msr, data);
1192 case MSR_IA32_MISC_ENABLE:
1193 vcpu->arch.ia32_misc_enable_msr = data;
1195 case MSR_KVM_WALL_CLOCK:
1196 vcpu->kvm->arch.wall_clock = data;
1197 kvm_write_wall_clock(vcpu->kvm, data);
1199 case MSR_KVM_SYSTEM_TIME: {
1200 if (vcpu->arch.time_page) {
1201 kvm_release_page_dirty(vcpu->arch.time_page);
1202 vcpu->arch.time_page = NULL;
1205 vcpu->arch.time = data;
1207 /* we verify if the enable bit is set... */
1211 /* ...but clean it before doing the actual write */
1212 vcpu->arch.time_offset = data & ~(PAGE_MASK | 1);
1214 vcpu->arch.time_page =
1215 gfn_to_page(vcpu->kvm, data >> PAGE_SHIFT);
1217 if (is_error_page(vcpu->arch.time_page)) {
1218 kvm_release_page_clean(vcpu->arch.time_page);
1219 vcpu->arch.time_page = NULL;
1222 kvm_request_guest_time_update(vcpu);
1225 case MSR_IA32_MCG_CTL:
1226 case MSR_IA32_MCG_STATUS:
1227 case MSR_IA32_MC0_CTL ... MSR_IA32_MC0_CTL + 4 * KVM_MAX_MCE_BANKS - 1:
1228 return set_msr_mce(vcpu, msr, data);
1230 /* Performance counters are not protected by a CPUID bit,
1231 * so we should check all of them in the generic path for the sake of
1232 * cross vendor migration.
1233 * Writing a zero into the event select MSRs disables them,
1234 * which we perfectly emulate ;-). Any other value should be at least
1235 * reported, some guests depend on them.
1237 case MSR_P6_EVNTSEL0:
1238 case MSR_P6_EVNTSEL1:
1239 case MSR_K7_EVNTSEL0:
1240 case MSR_K7_EVNTSEL1:
1241 case MSR_K7_EVNTSEL2:
1242 case MSR_K7_EVNTSEL3:
1244 pr_unimpl(vcpu, "unimplemented perfctr wrmsr: "
1245 "0x%x data 0x%llx\n", msr, data);
1247 /* at least RHEL 4 unconditionally writes to the perfctr registers,
1248 * so we ignore writes to make it happy.
1250 case MSR_P6_PERFCTR0:
1251 case MSR_P6_PERFCTR1:
1252 case MSR_K7_PERFCTR0:
1253 case MSR_K7_PERFCTR1:
1254 case MSR_K7_PERFCTR2:
1255 case MSR_K7_PERFCTR3:
1256 pr_unimpl(vcpu, "unimplemented perfctr wrmsr: "
1257 "0x%x data 0x%llx\n", msr, data);
1259 case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15:
1260 if (kvm_hv_msr_partition_wide(msr)) {
1262 mutex_lock(&vcpu->kvm->lock);
1263 r = set_msr_hyperv_pw(vcpu, msr, data);
1264 mutex_unlock(&vcpu->kvm->lock);
1267 return set_msr_hyperv(vcpu, msr, data);
1270 if (msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr))
1271 return xen_hvm_config(vcpu, data);
1273 pr_unimpl(vcpu, "unhandled wrmsr: 0x%x data %llx\n",
1277 pr_unimpl(vcpu, "ignored wrmsr: 0x%x data %llx\n",
1284 EXPORT_SYMBOL_GPL(kvm_set_msr_common);
1288 * Reads an msr value (of 'msr_index') into 'pdata'.
1289 * Returns 0 on success, non-0 otherwise.
1290 * Assumes vcpu_load() was already called.
1292 int kvm_get_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 *pdata)
1294 return kvm_x86_ops->get_msr(vcpu, msr_index, pdata);
1297 static int get_msr_mtrr(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
1299 u64 *p = (u64 *)&vcpu->arch.mtrr_state.fixed_ranges;
1301 if (!msr_mtrr_valid(msr))
1304 if (msr == MSR_MTRRdefType)
1305 *pdata = vcpu->arch.mtrr_state.def_type +
1306 (vcpu->arch.mtrr_state.enabled << 10);
1307 else if (msr == MSR_MTRRfix64K_00000)
1309 else if (msr == MSR_MTRRfix16K_80000 || msr == MSR_MTRRfix16K_A0000)
1310 *pdata = p[1 + msr - MSR_MTRRfix16K_80000];
1311 else if (msr >= MSR_MTRRfix4K_C0000 && msr <= MSR_MTRRfix4K_F8000)
1312 *pdata = p[3 + msr - MSR_MTRRfix4K_C0000];
1313 else if (msr == MSR_IA32_CR_PAT)
1314 *pdata = vcpu->arch.pat;
1315 else { /* Variable MTRRs */
1316 int idx, is_mtrr_mask;
1319 idx = (msr - 0x200) / 2;
1320 is_mtrr_mask = msr - 0x200 - 2 * idx;
1323 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].base_lo;
1326 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].mask_lo;
1333 static int get_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
1336 u64 mcg_cap = vcpu->arch.mcg_cap;
1337 unsigned bank_num = mcg_cap & 0xff;
1340 case MSR_IA32_P5_MC_ADDR:
1341 case MSR_IA32_P5_MC_TYPE:
1344 case MSR_IA32_MCG_CAP:
1345 data = vcpu->arch.mcg_cap;
1347 case MSR_IA32_MCG_CTL:
1348 if (!(mcg_cap & MCG_CTL_P))
1350 data = vcpu->arch.mcg_ctl;
1352 case MSR_IA32_MCG_STATUS:
1353 data = vcpu->arch.mcg_status;
1356 if (msr >= MSR_IA32_MC0_CTL &&
1357 msr < MSR_IA32_MC0_CTL + 4 * bank_num) {
1358 u32 offset = msr - MSR_IA32_MC0_CTL;
1359 data = vcpu->arch.mce_banks[offset];
1368 static int get_msr_hyperv_pw(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
1371 struct kvm *kvm = vcpu->kvm;
1374 case HV_X64_MSR_GUEST_OS_ID:
1375 data = kvm->arch.hv_guest_os_id;
1377 case HV_X64_MSR_HYPERCALL:
1378 data = kvm->arch.hv_hypercall;
1381 pr_unimpl(vcpu, "Hyper-V unhandled rdmsr: 0x%x\n", msr);
1389 static int get_msr_hyperv(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
1394 case HV_X64_MSR_VP_INDEX: {
1397 kvm_for_each_vcpu(r, v, vcpu->kvm)
1402 case HV_X64_MSR_EOI:
1403 return kvm_hv_vapic_msr_read(vcpu, APIC_EOI, pdata);
1404 case HV_X64_MSR_ICR:
1405 return kvm_hv_vapic_msr_read(vcpu, APIC_ICR, pdata);
1406 case HV_X64_MSR_TPR:
1407 return kvm_hv_vapic_msr_read(vcpu, APIC_TASKPRI, pdata);
1409 pr_unimpl(vcpu, "Hyper-V unhandled rdmsr: 0x%x\n", msr);
1416 int kvm_get_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
1421 case MSR_IA32_PLATFORM_ID:
1422 case MSR_IA32_UCODE_REV:
1423 case MSR_IA32_EBL_CR_POWERON:
1424 case MSR_IA32_DEBUGCTLMSR:
1425 case MSR_IA32_LASTBRANCHFROMIP:
1426 case MSR_IA32_LASTBRANCHTOIP:
1427 case MSR_IA32_LASTINTFROMIP:
1428 case MSR_IA32_LASTINTTOIP:
1431 case MSR_VM_HSAVE_PA:
1432 case MSR_P6_PERFCTR0:
1433 case MSR_P6_PERFCTR1:
1434 case MSR_P6_EVNTSEL0:
1435 case MSR_P6_EVNTSEL1:
1436 case MSR_K7_EVNTSEL0:
1437 case MSR_K7_PERFCTR0:
1438 case MSR_K8_INT_PENDING_MSG:
1439 case MSR_AMD64_NB_CFG:
1440 case MSR_FAM10H_MMIO_CONF_BASE:
1444 data = 0x500 | KVM_NR_VAR_MTRR;
1446 case 0x200 ... 0x2ff:
1447 return get_msr_mtrr(vcpu, msr, pdata);
1448 case 0xcd: /* fsb frequency */
1451 case MSR_IA32_APICBASE:
1452 data = kvm_get_apic_base(vcpu);
1454 case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff:
1455 return kvm_x2apic_msr_read(vcpu, msr, pdata);
1457 case MSR_IA32_MISC_ENABLE:
1458 data = vcpu->arch.ia32_misc_enable_msr;
1460 case MSR_IA32_PERF_STATUS:
1461 /* TSC increment by tick */
1463 /* CPU multiplier */
1464 data |= (((uint64_t)4ULL) << 40);
1467 data = vcpu->arch.efer;
1469 case MSR_KVM_WALL_CLOCK:
1470 data = vcpu->kvm->arch.wall_clock;
1472 case MSR_KVM_SYSTEM_TIME:
1473 data = vcpu->arch.time;
1475 case MSR_IA32_P5_MC_ADDR:
1476 case MSR_IA32_P5_MC_TYPE:
1477 case MSR_IA32_MCG_CAP:
1478 case MSR_IA32_MCG_CTL:
1479 case MSR_IA32_MCG_STATUS:
1480 case MSR_IA32_MC0_CTL ... MSR_IA32_MC0_CTL + 4 * KVM_MAX_MCE_BANKS - 1:
1481 return get_msr_mce(vcpu, msr, pdata);
1482 case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15:
1483 if (kvm_hv_msr_partition_wide(msr)) {
1485 mutex_lock(&vcpu->kvm->lock);
1486 r = get_msr_hyperv_pw(vcpu, msr, pdata);
1487 mutex_unlock(&vcpu->kvm->lock);
1490 return get_msr_hyperv(vcpu, msr, pdata);
1494 pr_unimpl(vcpu, "unhandled rdmsr: 0x%x\n", msr);
1497 pr_unimpl(vcpu, "ignored rdmsr: 0x%x\n", msr);
1505 EXPORT_SYMBOL_GPL(kvm_get_msr_common);
1508 * Read or write a bunch of msrs. All parameters are kernel addresses.
1510 * @return number of msrs set successfully.
1512 static int __msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs *msrs,
1513 struct kvm_msr_entry *entries,
1514 int (*do_msr)(struct kvm_vcpu *vcpu,
1515 unsigned index, u64 *data))
1521 idx = srcu_read_lock(&vcpu->kvm->srcu);
1522 for (i = 0; i < msrs->nmsrs; ++i)
1523 if (do_msr(vcpu, entries[i].index, &entries[i].data))
1525 srcu_read_unlock(&vcpu->kvm->srcu, idx);
1533 * Read or write a bunch of msrs. Parameters are user addresses.
1535 * @return number of msrs set successfully.
1537 static int msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs __user *user_msrs,
1538 int (*do_msr)(struct kvm_vcpu *vcpu,
1539 unsigned index, u64 *data),
1542 struct kvm_msrs msrs;
1543 struct kvm_msr_entry *entries;
1548 if (copy_from_user(&msrs, user_msrs, sizeof msrs))
1552 if (msrs.nmsrs >= MAX_IO_MSRS)
1556 size = sizeof(struct kvm_msr_entry) * msrs.nmsrs;
1557 entries = vmalloc(size);
1562 if (copy_from_user(entries, user_msrs->entries, size))
1565 r = n = __msr_io(vcpu, &msrs, entries, do_msr);
1570 if (writeback && copy_to_user(user_msrs->entries, entries, size))
1581 int kvm_dev_ioctl_check_extension(long ext)
1586 case KVM_CAP_IRQCHIP:
1588 case KVM_CAP_MMU_SHADOW_CACHE_CONTROL:
1589 case KVM_CAP_SET_TSS_ADDR:
1590 case KVM_CAP_EXT_CPUID:
1591 case KVM_CAP_CLOCKSOURCE:
1593 case KVM_CAP_NOP_IO_DELAY:
1594 case KVM_CAP_MP_STATE:
1595 case KVM_CAP_SYNC_MMU:
1596 case KVM_CAP_REINJECT_CONTROL:
1597 case KVM_CAP_IRQ_INJECT_STATUS:
1598 case KVM_CAP_ASSIGN_DEV_IRQ:
1600 case KVM_CAP_IOEVENTFD:
1602 case KVM_CAP_PIT_STATE2:
1603 case KVM_CAP_SET_IDENTITY_MAP_ADDR:
1604 case KVM_CAP_XEN_HVM:
1605 case KVM_CAP_ADJUST_CLOCK:
1606 case KVM_CAP_VCPU_EVENTS:
1607 case KVM_CAP_HYPERV:
1608 case KVM_CAP_HYPERV_VAPIC:
1609 case KVM_CAP_HYPERV_SPIN:
1610 case KVM_CAP_PCI_SEGMENT:
1611 case KVM_CAP_DEBUGREGS:
1612 case KVM_CAP_X86_ROBUST_SINGLESTEP:
1615 case KVM_CAP_COALESCED_MMIO:
1616 r = KVM_COALESCED_MMIO_PAGE_OFFSET;
1619 r = !kvm_x86_ops->cpu_has_accelerated_tpr();
1621 case KVM_CAP_NR_VCPUS:
1624 case KVM_CAP_NR_MEMSLOTS:
1625 r = KVM_MEMORY_SLOTS;
1627 case KVM_CAP_PV_MMU: /* obsolete */
1634 r = KVM_MAX_MCE_BANKS;
1644 long kvm_arch_dev_ioctl(struct file *filp,
1645 unsigned int ioctl, unsigned long arg)
1647 void __user *argp = (void __user *)arg;
1651 case KVM_GET_MSR_INDEX_LIST: {
1652 struct kvm_msr_list __user *user_msr_list = argp;
1653 struct kvm_msr_list msr_list;
1657 if (copy_from_user(&msr_list, user_msr_list, sizeof msr_list))
1660 msr_list.nmsrs = num_msrs_to_save + ARRAY_SIZE(emulated_msrs);
1661 if (copy_to_user(user_msr_list, &msr_list, sizeof msr_list))
1664 if (n < msr_list.nmsrs)
1667 if (copy_to_user(user_msr_list->indices, &msrs_to_save,
1668 num_msrs_to_save * sizeof(u32)))
1670 if (copy_to_user(user_msr_list->indices + num_msrs_to_save,
1672 ARRAY_SIZE(emulated_msrs) * sizeof(u32)))
1677 case KVM_GET_SUPPORTED_CPUID: {
1678 struct kvm_cpuid2 __user *cpuid_arg = argp;
1679 struct kvm_cpuid2 cpuid;
1682 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
1684 r = kvm_dev_ioctl_get_supported_cpuid(&cpuid,
1685 cpuid_arg->entries);
1690 if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid))
1695 case KVM_X86_GET_MCE_CAP_SUPPORTED: {
1698 mce_cap = KVM_MCE_CAP_SUPPORTED;
1700 if (copy_to_user(argp, &mce_cap, sizeof mce_cap))
1712 void kvm_arch_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
1714 kvm_x86_ops->vcpu_load(vcpu, cpu);
1715 if (unlikely(per_cpu(cpu_tsc_khz, cpu) == 0)) {
1716 unsigned long khz = cpufreq_quick_get(cpu);
1719 per_cpu(cpu_tsc_khz, cpu) = khz;
1721 kvm_request_guest_time_update(vcpu);
1724 void kvm_arch_vcpu_put(struct kvm_vcpu *vcpu)
1726 kvm_put_guest_fpu(vcpu);
1727 kvm_x86_ops->vcpu_put(vcpu);
1730 static int is_efer_nx(void)
1732 unsigned long long efer = 0;
1734 rdmsrl_safe(MSR_EFER, &efer);
1735 return efer & EFER_NX;
1738 static void cpuid_fix_nx_cap(struct kvm_vcpu *vcpu)
1741 struct kvm_cpuid_entry2 *e, *entry;
1744 for (i = 0; i < vcpu->arch.cpuid_nent; ++i) {
1745 e = &vcpu->arch.cpuid_entries[i];
1746 if (e->function == 0x80000001) {
1751 if (entry && (entry->edx & (1 << 20)) && !is_efer_nx()) {
1752 entry->edx &= ~(1 << 20);
1753 printk(KERN_INFO "kvm: guest NX capability removed\n");
1757 /* when an old userspace process fills a new kernel module */
1758 static int kvm_vcpu_ioctl_set_cpuid(struct kvm_vcpu *vcpu,
1759 struct kvm_cpuid *cpuid,
1760 struct kvm_cpuid_entry __user *entries)
1763 struct kvm_cpuid_entry *cpuid_entries;
1766 if (cpuid->nent > KVM_MAX_CPUID_ENTRIES)
1769 cpuid_entries = vmalloc(sizeof(struct kvm_cpuid_entry) * cpuid->nent);
1773 if (copy_from_user(cpuid_entries, entries,
1774 cpuid->nent * sizeof(struct kvm_cpuid_entry)))
1776 for (i = 0; i < cpuid->nent; i++) {
1777 vcpu->arch.cpuid_entries[i].function = cpuid_entries[i].function;
1778 vcpu->arch.cpuid_entries[i].eax = cpuid_entries[i].eax;
1779 vcpu->arch.cpuid_entries[i].ebx = cpuid_entries[i].ebx;
1780 vcpu->arch.cpuid_entries[i].ecx = cpuid_entries[i].ecx;
1781 vcpu->arch.cpuid_entries[i].edx = cpuid_entries[i].edx;
1782 vcpu->arch.cpuid_entries[i].index = 0;
1783 vcpu->arch.cpuid_entries[i].flags = 0;
1784 vcpu->arch.cpuid_entries[i].padding[0] = 0;
1785 vcpu->arch.cpuid_entries[i].padding[1] = 0;
1786 vcpu->arch.cpuid_entries[i].padding[2] = 0;
1788 vcpu->arch.cpuid_nent = cpuid->nent;
1789 cpuid_fix_nx_cap(vcpu);
1791 kvm_apic_set_version(vcpu);
1792 kvm_x86_ops->cpuid_update(vcpu);
1795 vfree(cpuid_entries);
1800 static int kvm_vcpu_ioctl_set_cpuid2(struct kvm_vcpu *vcpu,
1801 struct kvm_cpuid2 *cpuid,
1802 struct kvm_cpuid_entry2 __user *entries)
1807 if (cpuid->nent > KVM_MAX_CPUID_ENTRIES)
1810 if (copy_from_user(&vcpu->arch.cpuid_entries, entries,
1811 cpuid->nent * sizeof(struct kvm_cpuid_entry2)))
1813 vcpu->arch.cpuid_nent = cpuid->nent;
1814 kvm_apic_set_version(vcpu);
1815 kvm_x86_ops->cpuid_update(vcpu);
1822 static int kvm_vcpu_ioctl_get_cpuid2(struct kvm_vcpu *vcpu,
1823 struct kvm_cpuid2 *cpuid,
1824 struct kvm_cpuid_entry2 __user *entries)
1829 if (cpuid->nent < vcpu->arch.cpuid_nent)
1832 if (copy_to_user(entries, &vcpu->arch.cpuid_entries,
1833 vcpu->arch.cpuid_nent * sizeof(struct kvm_cpuid_entry2)))
1838 cpuid->nent = vcpu->arch.cpuid_nent;
1842 static void do_cpuid_1_ent(struct kvm_cpuid_entry2 *entry, u32 function,
1845 entry->function = function;
1846 entry->index = index;
1847 cpuid_count(entry->function, entry->index,
1848 &entry->eax, &entry->ebx, &entry->ecx, &entry->edx);
1852 #define F(x) bit(X86_FEATURE_##x)
1854 static void do_cpuid_ent(struct kvm_cpuid_entry2 *entry, u32 function,
1855 u32 index, int *nent, int maxnent)
1857 unsigned f_nx = is_efer_nx() ? F(NX) : 0;
1858 #ifdef CONFIG_X86_64
1859 unsigned f_gbpages = (kvm_x86_ops->get_lpage_level() == PT_PDPE_LEVEL)
1861 unsigned f_lm = F(LM);
1863 unsigned f_gbpages = 0;
1866 unsigned f_rdtscp = kvm_x86_ops->rdtscp_supported() ? F(RDTSCP) : 0;
1869 const u32 kvm_supported_word0_x86_features =
1870 F(FPU) | F(VME) | F(DE) | F(PSE) |
1871 F(TSC) | F(MSR) | F(PAE) | F(MCE) |
1872 F(CX8) | F(APIC) | 0 /* Reserved */ | F(SEP) |
1873 F(MTRR) | F(PGE) | F(MCA) | F(CMOV) |
1874 F(PAT) | F(PSE36) | 0 /* PSN */ | F(CLFLSH) |
1875 0 /* Reserved, DS, ACPI */ | F(MMX) |
1876 F(FXSR) | F(XMM) | F(XMM2) | F(SELFSNOOP) |
1877 0 /* HTT, TM, Reserved, PBE */;
1878 /* cpuid 0x80000001.edx */
1879 const u32 kvm_supported_word1_x86_features =
1880 F(FPU) | F(VME) | F(DE) | F(PSE) |
1881 F(TSC) | F(MSR) | F(PAE) | F(MCE) |
1882 F(CX8) | F(APIC) | 0 /* Reserved */ | F(SYSCALL) |
1883 F(MTRR) | F(PGE) | F(MCA) | F(CMOV) |
1884 F(PAT) | F(PSE36) | 0 /* Reserved */ |
1885 f_nx | 0 /* Reserved */ | F(MMXEXT) | F(MMX) |
1886 F(FXSR) | F(FXSR_OPT) | f_gbpages | f_rdtscp |
1887 0 /* Reserved */ | f_lm | F(3DNOWEXT) | F(3DNOW);
1889 const u32 kvm_supported_word4_x86_features =
1890 F(XMM3) | 0 /* Reserved, DTES64, MONITOR */ |
1891 0 /* DS-CPL, VMX, SMX, EST */ |
1892 0 /* TM2 */ | F(SSSE3) | 0 /* CNXT-ID */ | 0 /* Reserved */ |
1893 0 /* Reserved */ | F(CX16) | 0 /* xTPR Update, PDCM */ |
1894 0 /* Reserved, DCA */ | F(XMM4_1) |
1895 F(XMM4_2) | F(X2APIC) | F(MOVBE) | F(POPCNT) |
1896 0 /* Reserved, XSAVE, OSXSAVE */;
1897 /* cpuid 0x80000001.ecx */
1898 const u32 kvm_supported_word6_x86_features =
1899 F(LAHF_LM) | F(CMP_LEGACY) | F(SVM) | 0 /* ExtApicSpace */ |
1900 F(CR8_LEGACY) | F(ABM) | F(SSE4A) | F(MISALIGNSSE) |
1901 F(3DNOWPREFETCH) | 0 /* OSVW */ | 0 /* IBS */ | F(SSE5) |
1902 0 /* SKINIT */ | 0 /* WDT */;
1904 /* all calls to cpuid_count() should be made on the same cpu */
1906 do_cpuid_1_ent(entry, function, index);
1911 entry->eax = min(entry->eax, (u32)0xb);
1914 entry->edx &= kvm_supported_word0_x86_features;
1915 entry->ecx &= kvm_supported_word4_x86_features;
1916 /* we support x2apic emulation even if host does not support
1917 * it since we emulate x2apic in software */
1918 entry->ecx |= F(X2APIC);
1920 /* function 2 entries are STATEFUL. That is, repeated cpuid commands
1921 * may return different values. This forces us to get_cpu() before
1922 * issuing the first command, and also to emulate this annoying behavior
1923 * in kvm_emulate_cpuid() using KVM_CPUID_FLAG_STATE_READ_NEXT */
1925 int t, times = entry->eax & 0xff;
1927 entry->flags |= KVM_CPUID_FLAG_STATEFUL_FUNC;
1928 entry->flags |= KVM_CPUID_FLAG_STATE_READ_NEXT;
1929 for (t = 1; t < times && *nent < maxnent; ++t) {
1930 do_cpuid_1_ent(&entry[t], function, 0);
1931 entry[t].flags |= KVM_CPUID_FLAG_STATEFUL_FUNC;
1936 /* function 4 and 0xb have additional index. */
1940 entry->flags |= KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1941 /* read more entries until cache_type is zero */
1942 for (i = 1; *nent < maxnent; ++i) {
1943 cache_type = entry[i - 1].eax & 0x1f;
1946 do_cpuid_1_ent(&entry[i], function, i);
1948 KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1956 entry->flags |= KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1957 /* read more entries until level_type is zero */
1958 for (i = 1; *nent < maxnent; ++i) {
1959 level_type = entry[i - 1].ecx & 0xff00;
1962 do_cpuid_1_ent(&entry[i], function, i);
1964 KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1970 entry->eax = min(entry->eax, 0x8000001a);
1973 entry->edx &= kvm_supported_word1_x86_features;
1974 entry->ecx &= kvm_supported_word6_x86_features;
1978 kvm_x86_ops->set_supported_cpuid(function, entry);
1985 static int kvm_dev_ioctl_get_supported_cpuid(struct kvm_cpuid2 *cpuid,
1986 struct kvm_cpuid_entry2 __user *entries)
1988 struct kvm_cpuid_entry2 *cpuid_entries;
1989 int limit, nent = 0, r = -E2BIG;
1992 if (cpuid->nent < 1)
1994 if (cpuid->nent > KVM_MAX_CPUID_ENTRIES)
1995 cpuid->nent = KVM_MAX_CPUID_ENTRIES;
1997 cpuid_entries = vmalloc(sizeof(struct kvm_cpuid_entry2) * cpuid->nent);
2001 do_cpuid_ent(&cpuid_entries[0], 0, 0, &nent, cpuid->nent);
2002 limit = cpuid_entries[0].eax;
2003 for (func = 1; func <= limit && nent < cpuid->nent; ++func)
2004 do_cpuid_ent(&cpuid_entries[nent], func, 0,
2005 &nent, cpuid->nent);
2007 if (nent >= cpuid->nent)
2010 do_cpuid_ent(&cpuid_entries[nent], 0x80000000, 0, &nent, cpuid->nent);
2011 limit = cpuid_entries[nent - 1].eax;
2012 for (func = 0x80000001; func <= limit && nent < cpuid->nent; ++func)
2013 do_cpuid_ent(&cpuid_entries[nent], func, 0,
2014 &nent, cpuid->nent);
2016 if (nent >= cpuid->nent)
2020 if (copy_to_user(entries, cpuid_entries,
2021 nent * sizeof(struct kvm_cpuid_entry2)))
2027 vfree(cpuid_entries);
2032 static int kvm_vcpu_ioctl_get_lapic(struct kvm_vcpu *vcpu,
2033 struct kvm_lapic_state *s)
2036 memcpy(s->regs, vcpu->arch.apic->regs, sizeof *s);
2042 static int kvm_vcpu_ioctl_set_lapic(struct kvm_vcpu *vcpu,
2043 struct kvm_lapic_state *s)
2046 memcpy(vcpu->arch.apic->regs, s->regs, sizeof *s);
2047 kvm_apic_post_state_restore(vcpu);
2048 update_cr8_intercept(vcpu);
2054 static int kvm_vcpu_ioctl_interrupt(struct kvm_vcpu *vcpu,
2055 struct kvm_interrupt *irq)
2057 if (irq->irq < 0 || irq->irq >= 256)
2059 if (irqchip_in_kernel(vcpu->kvm))
2063 kvm_queue_interrupt(vcpu, irq->irq, false);
2070 static int kvm_vcpu_ioctl_nmi(struct kvm_vcpu *vcpu)
2073 kvm_inject_nmi(vcpu);
2079 static int vcpu_ioctl_tpr_access_reporting(struct kvm_vcpu *vcpu,
2080 struct kvm_tpr_access_ctl *tac)
2084 vcpu->arch.tpr_access_reporting = !!tac->enabled;
2088 static int kvm_vcpu_ioctl_x86_setup_mce(struct kvm_vcpu *vcpu,
2092 unsigned bank_num = mcg_cap & 0xff, bank;
2095 if (!bank_num || bank_num >= KVM_MAX_MCE_BANKS)
2097 if (mcg_cap & ~(KVM_MCE_CAP_SUPPORTED | 0xff | 0xff0000))
2100 vcpu->arch.mcg_cap = mcg_cap;
2101 /* Init IA32_MCG_CTL to all 1s */
2102 if (mcg_cap & MCG_CTL_P)
2103 vcpu->arch.mcg_ctl = ~(u64)0;
2104 /* Init IA32_MCi_CTL to all 1s */
2105 for (bank = 0; bank < bank_num; bank++)
2106 vcpu->arch.mce_banks[bank*4] = ~(u64)0;
2111 static int kvm_vcpu_ioctl_x86_set_mce(struct kvm_vcpu *vcpu,
2112 struct kvm_x86_mce *mce)
2114 u64 mcg_cap = vcpu->arch.mcg_cap;
2115 unsigned bank_num = mcg_cap & 0xff;
2116 u64 *banks = vcpu->arch.mce_banks;
2118 if (mce->bank >= bank_num || !(mce->status & MCI_STATUS_VAL))
2121 * if IA32_MCG_CTL is not all 1s, the uncorrected error
2122 * reporting is disabled
2124 if ((mce->status & MCI_STATUS_UC) && (mcg_cap & MCG_CTL_P) &&
2125 vcpu->arch.mcg_ctl != ~(u64)0)
2127 banks += 4 * mce->bank;
2129 * if IA32_MCi_CTL is not all 1s, the uncorrected error
2130 * reporting is disabled for the bank
2132 if ((mce->status & MCI_STATUS_UC) && banks[0] != ~(u64)0)
2134 if (mce->status & MCI_STATUS_UC) {
2135 if ((vcpu->arch.mcg_status & MCG_STATUS_MCIP) ||
2136 !kvm_read_cr4_bits(vcpu, X86_CR4_MCE)) {
2137 printk(KERN_DEBUG "kvm: set_mce: "
2138 "injects mce exception while "
2139 "previous one is in progress!\n");
2140 set_bit(KVM_REQ_TRIPLE_FAULT, &vcpu->requests);
2143 if (banks[1] & MCI_STATUS_VAL)
2144 mce->status |= MCI_STATUS_OVER;
2145 banks[2] = mce->addr;
2146 banks[3] = mce->misc;
2147 vcpu->arch.mcg_status = mce->mcg_status;
2148 banks[1] = mce->status;
2149 kvm_queue_exception(vcpu, MC_VECTOR);
2150 } else if (!(banks[1] & MCI_STATUS_VAL)
2151 || !(banks[1] & MCI_STATUS_UC)) {
2152 if (banks[1] & MCI_STATUS_VAL)
2153 mce->status |= MCI_STATUS_OVER;
2154 banks[2] = mce->addr;
2155 banks[3] = mce->misc;
2156 banks[1] = mce->status;
2158 banks[1] |= MCI_STATUS_OVER;
2162 static void kvm_vcpu_ioctl_x86_get_vcpu_events(struct kvm_vcpu *vcpu,
2163 struct kvm_vcpu_events *events)
2167 events->exception.injected =
2168 vcpu->arch.exception.pending &&
2169 !kvm_exception_is_soft(vcpu->arch.exception.nr);
2170 events->exception.nr = vcpu->arch.exception.nr;
2171 events->exception.has_error_code = vcpu->arch.exception.has_error_code;
2172 events->exception.error_code = vcpu->arch.exception.error_code;
2174 events->interrupt.injected =
2175 vcpu->arch.interrupt.pending && !vcpu->arch.interrupt.soft;
2176 events->interrupt.nr = vcpu->arch.interrupt.nr;
2177 events->interrupt.soft = 0;
2178 events->interrupt.shadow =
2179 kvm_x86_ops->get_interrupt_shadow(vcpu,
2180 KVM_X86_SHADOW_INT_MOV_SS | KVM_X86_SHADOW_INT_STI);
2182 events->nmi.injected = vcpu->arch.nmi_injected;
2183 events->nmi.pending = vcpu->arch.nmi_pending;
2184 events->nmi.masked = kvm_x86_ops->get_nmi_mask(vcpu);
2186 events->sipi_vector = vcpu->arch.sipi_vector;
2188 events->flags = (KVM_VCPUEVENT_VALID_NMI_PENDING
2189 | KVM_VCPUEVENT_VALID_SIPI_VECTOR
2190 | KVM_VCPUEVENT_VALID_SHADOW);
2195 static int kvm_vcpu_ioctl_x86_set_vcpu_events(struct kvm_vcpu *vcpu,
2196 struct kvm_vcpu_events *events)
2198 if (events->flags & ~(KVM_VCPUEVENT_VALID_NMI_PENDING
2199 | KVM_VCPUEVENT_VALID_SIPI_VECTOR
2200 | KVM_VCPUEVENT_VALID_SHADOW))
2205 vcpu->arch.exception.pending = events->exception.injected;
2206 vcpu->arch.exception.nr = events->exception.nr;
2207 vcpu->arch.exception.has_error_code = events->exception.has_error_code;
2208 vcpu->arch.exception.error_code = events->exception.error_code;
2210 vcpu->arch.interrupt.pending = events->interrupt.injected;
2211 vcpu->arch.interrupt.nr = events->interrupt.nr;
2212 vcpu->arch.interrupt.soft = events->interrupt.soft;
2213 if (vcpu->arch.interrupt.pending && irqchip_in_kernel(vcpu->kvm))
2214 kvm_pic_clear_isr_ack(vcpu->kvm);
2215 if (events->flags & KVM_VCPUEVENT_VALID_SHADOW)
2216 kvm_x86_ops->set_interrupt_shadow(vcpu,
2217 events->interrupt.shadow);
2219 vcpu->arch.nmi_injected = events->nmi.injected;
2220 if (events->flags & KVM_VCPUEVENT_VALID_NMI_PENDING)
2221 vcpu->arch.nmi_pending = events->nmi.pending;
2222 kvm_x86_ops->set_nmi_mask(vcpu, events->nmi.masked);
2224 if (events->flags & KVM_VCPUEVENT_VALID_SIPI_VECTOR)
2225 vcpu->arch.sipi_vector = events->sipi_vector;
2232 static void kvm_vcpu_ioctl_x86_get_debugregs(struct kvm_vcpu *vcpu,
2233 struct kvm_debugregs *dbgregs)
2237 memcpy(dbgregs->db, vcpu->arch.db, sizeof(vcpu->arch.db));
2238 dbgregs->dr6 = vcpu->arch.dr6;
2239 dbgregs->dr7 = vcpu->arch.dr7;
2245 static int kvm_vcpu_ioctl_x86_set_debugregs(struct kvm_vcpu *vcpu,
2246 struct kvm_debugregs *dbgregs)
2253 memcpy(vcpu->arch.db, dbgregs->db, sizeof(vcpu->arch.db));
2254 vcpu->arch.dr6 = dbgregs->dr6;
2255 vcpu->arch.dr7 = dbgregs->dr7;
2262 long kvm_arch_vcpu_ioctl(struct file *filp,
2263 unsigned int ioctl, unsigned long arg)
2265 struct kvm_vcpu *vcpu = filp->private_data;
2266 void __user *argp = (void __user *)arg;
2268 struct kvm_lapic_state *lapic = NULL;
2271 case KVM_GET_LAPIC: {
2273 if (!vcpu->arch.apic)
2275 lapic = kzalloc(sizeof(struct kvm_lapic_state), GFP_KERNEL);
2280 r = kvm_vcpu_ioctl_get_lapic(vcpu, lapic);
2284 if (copy_to_user(argp, lapic, sizeof(struct kvm_lapic_state)))
2289 case KVM_SET_LAPIC: {
2291 if (!vcpu->arch.apic)
2293 lapic = kmalloc(sizeof(struct kvm_lapic_state), GFP_KERNEL);
2298 if (copy_from_user(lapic, argp, sizeof(struct kvm_lapic_state)))
2300 r = kvm_vcpu_ioctl_set_lapic(vcpu, lapic);
2306 case KVM_INTERRUPT: {
2307 struct kvm_interrupt irq;
2310 if (copy_from_user(&irq, argp, sizeof irq))
2312 r = kvm_vcpu_ioctl_interrupt(vcpu, &irq);
2319 r = kvm_vcpu_ioctl_nmi(vcpu);
2325 case KVM_SET_CPUID: {
2326 struct kvm_cpuid __user *cpuid_arg = argp;
2327 struct kvm_cpuid cpuid;
2330 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
2332 r = kvm_vcpu_ioctl_set_cpuid(vcpu, &cpuid, cpuid_arg->entries);
2337 case KVM_SET_CPUID2: {
2338 struct kvm_cpuid2 __user *cpuid_arg = argp;
2339 struct kvm_cpuid2 cpuid;
2342 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
2344 r = kvm_vcpu_ioctl_set_cpuid2(vcpu, &cpuid,
2345 cpuid_arg->entries);
2350 case KVM_GET_CPUID2: {
2351 struct kvm_cpuid2 __user *cpuid_arg = argp;
2352 struct kvm_cpuid2 cpuid;
2355 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
2357 r = kvm_vcpu_ioctl_get_cpuid2(vcpu, &cpuid,
2358 cpuid_arg->entries);
2362 if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid))
2368 r = msr_io(vcpu, argp, kvm_get_msr, 1);
2371 r = msr_io(vcpu, argp, do_set_msr, 0);
2373 case KVM_TPR_ACCESS_REPORTING: {
2374 struct kvm_tpr_access_ctl tac;
2377 if (copy_from_user(&tac, argp, sizeof tac))
2379 r = vcpu_ioctl_tpr_access_reporting(vcpu, &tac);
2383 if (copy_to_user(argp, &tac, sizeof tac))
2388 case KVM_SET_VAPIC_ADDR: {
2389 struct kvm_vapic_addr va;
2392 if (!irqchip_in_kernel(vcpu->kvm))
2395 if (copy_from_user(&va, argp, sizeof va))
2398 kvm_lapic_set_vapic_addr(vcpu, va.vapic_addr);
2401 case KVM_X86_SETUP_MCE: {
2405 if (copy_from_user(&mcg_cap, argp, sizeof mcg_cap))
2407 r = kvm_vcpu_ioctl_x86_setup_mce(vcpu, mcg_cap);
2410 case KVM_X86_SET_MCE: {
2411 struct kvm_x86_mce mce;
2414 if (copy_from_user(&mce, argp, sizeof mce))
2416 r = kvm_vcpu_ioctl_x86_set_mce(vcpu, &mce);
2419 case KVM_GET_VCPU_EVENTS: {
2420 struct kvm_vcpu_events events;
2422 kvm_vcpu_ioctl_x86_get_vcpu_events(vcpu, &events);
2425 if (copy_to_user(argp, &events, sizeof(struct kvm_vcpu_events)))
2430 case KVM_SET_VCPU_EVENTS: {
2431 struct kvm_vcpu_events events;
2434 if (copy_from_user(&events, argp, sizeof(struct kvm_vcpu_events)))
2437 r = kvm_vcpu_ioctl_x86_set_vcpu_events(vcpu, &events);
2440 case KVM_GET_DEBUGREGS: {
2441 struct kvm_debugregs dbgregs;
2443 kvm_vcpu_ioctl_x86_get_debugregs(vcpu, &dbgregs);
2446 if (copy_to_user(argp, &dbgregs,
2447 sizeof(struct kvm_debugregs)))
2452 case KVM_SET_DEBUGREGS: {
2453 struct kvm_debugregs dbgregs;
2456 if (copy_from_user(&dbgregs, argp,
2457 sizeof(struct kvm_debugregs)))
2460 r = kvm_vcpu_ioctl_x86_set_debugregs(vcpu, &dbgregs);
2471 static int kvm_vm_ioctl_set_tss_addr(struct kvm *kvm, unsigned long addr)
2475 if (addr > (unsigned int)(-3 * PAGE_SIZE))
2477 ret = kvm_x86_ops->set_tss_addr(kvm, addr);
2481 static int kvm_vm_ioctl_set_identity_map_addr(struct kvm *kvm,
2484 kvm->arch.ept_identity_map_addr = ident_addr;
2488 static int kvm_vm_ioctl_set_nr_mmu_pages(struct kvm *kvm,
2489 u32 kvm_nr_mmu_pages)
2491 if (kvm_nr_mmu_pages < KVM_MIN_ALLOC_MMU_PAGES)
2494 mutex_lock(&kvm->slots_lock);
2495 spin_lock(&kvm->mmu_lock);
2497 kvm_mmu_change_mmu_pages(kvm, kvm_nr_mmu_pages);
2498 kvm->arch.n_requested_mmu_pages = kvm_nr_mmu_pages;
2500 spin_unlock(&kvm->mmu_lock);
2501 mutex_unlock(&kvm->slots_lock);
2505 static int kvm_vm_ioctl_get_nr_mmu_pages(struct kvm *kvm)
2507 return kvm->arch.n_alloc_mmu_pages;
2510 gfn_t unalias_gfn_instantiation(struct kvm *kvm, gfn_t gfn)
2513 struct kvm_mem_alias *alias;
2514 struct kvm_mem_aliases *aliases;
2516 aliases = kvm_aliases(kvm);
2518 for (i = 0; i < aliases->naliases; ++i) {
2519 alias = &aliases->aliases[i];
2520 if (alias->flags & KVM_ALIAS_INVALID)
2522 if (gfn >= alias->base_gfn
2523 && gfn < alias->base_gfn + alias->npages)
2524 return alias->target_gfn + gfn - alias->base_gfn;
2529 gfn_t unalias_gfn(struct kvm *kvm, gfn_t gfn)
2532 struct kvm_mem_alias *alias;
2533 struct kvm_mem_aliases *aliases;
2535 aliases = kvm_aliases(kvm);
2537 for (i = 0; i < aliases->naliases; ++i) {
2538 alias = &aliases->aliases[i];
2539 if (gfn >= alias->base_gfn
2540 && gfn < alias->base_gfn + alias->npages)
2541 return alias->target_gfn + gfn - alias->base_gfn;
2547 * Set a new alias region. Aliases map a portion of physical memory into
2548 * another portion. This is useful for memory windows, for example the PC
2551 static int kvm_vm_ioctl_set_memory_alias(struct kvm *kvm,
2552 struct kvm_memory_alias *alias)
2555 struct kvm_mem_alias *p;
2556 struct kvm_mem_aliases *aliases, *old_aliases;
2559 /* General sanity checks */
2560 if (alias->memory_size & (PAGE_SIZE - 1))
2562 if (alias->guest_phys_addr & (PAGE_SIZE - 1))
2564 if (alias->slot >= KVM_ALIAS_SLOTS)
2566 if (alias->guest_phys_addr + alias->memory_size
2567 < alias->guest_phys_addr)
2569 if (alias->target_phys_addr + alias->memory_size
2570 < alias->target_phys_addr)
2574 aliases = kzalloc(sizeof(struct kvm_mem_aliases), GFP_KERNEL);
2578 mutex_lock(&kvm->slots_lock);
2580 /* invalidate any gfn reference in case of deletion/shrinking */
2581 memcpy(aliases, kvm->arch.aliases, sizeof(struct kvm_mem_aliases));
2582 aliases->aliases[alias->slot].flags |= KVM_ALIAS_INVALID;
2583 old_aliases = kvm->arch.aliases;
2584 rcu_assign_pointer(kvm->arch.aliases, aliases);
2585 synchronize_srcu_expedited(&kvm->srcu);
2586 kvm_mmu_zap_all(kvm);
2590 aliases = kzalloc(sizeof(struct kvm_mem_aliases), GFP_KERNEL);
2594 memcpy(aliases, kvm->arch.aliases, sizeof(struct kvm_mem_aliases));
2596 p = &aliases->aliases[alias->slot];
2597 p->base_gfn = alias->guest_phys_addr >> PAGE_SHIFT;
2598 p->npages = alias->memory_size >> PAGE_SHIFT;
2599 p->target_gfn = alias->target_phys_addr >> PAGE_SHIFT;
2600 p->flags &= ~(KVM_ALIAS_INVALID);
2602 for (n = KVM_ALIAS_SLOTS; n > 0; --n)
2603 if (aliases->aliases[n - 1].npages)
2605 aliases->naliases = n;
2607 old_aliases = kvm->arch.aliases;
2608 rcu_assign_pointer(kvm->arch.aliases, aliases);
2609 synchronize_srcu_expedited(&kvm->srcu);
2614 mutex_unlock(&kvm->slots_lock);
2619 static int kvm_vm_ioctl_get_irqchip(struct kvm *kvm, struct kvm_irqchip *chip)
2624 switch (chip->chip_id) {
2625 case KVM_IRQCHIP_PIC_MASTER:
2626 memcpy(&chip->chip.pic,
2627 &pic_irqchip(kvm)->pics[0],
2628 sizeof(struct kvm_pic_state));
2630 case KVM_IRQCHIP_PIC_SLAVE:
2631 memcpy(&chip->chip.pic,
2632 &pic_irqchip(kvm)->pics[1],
2633 sizeof(struct kvm_pic_state));
2635 case KVM_IRQCHIP_IOAPIC:
2636 r = kvm_get_ioapic(kvm, &chip->chip.ioapic);
2645 static int kvm_vm_ioctl_set_irqchip(struct kvm *kvm, struct kvm_irqchip *chip)
2650 switch (chip->chip_id) {
2651 case KVM_IRQCHIP_PIC_MASTER:
2652 raw_spin_lock(&pic_irqchip(kvm)->lock);
2653 memcpy(&pic_irqchip(kvm)->pics[0],
2655 sizeof(struct kvm_pic_state));
2656 raw_spin_unlock(&pic_irqchip(kvm)->lock);
2658 case KVM_IRQCHIP_PIC_SLAVE:
2659 raw_spin_lock(&pic_irqchip(kvm)->lock);
2660 memcpy(&pic_irqchip(kvm)->pics[1],
2662 sizeof(struct kvm_pic_state));
2663 raw_spin_unlock(&pic_irqchip(kvm)->lock);
2665 case KVM_IRQCHIP_IOAPIC:
2666 r = kvm_set_ioapic(kvm, &chip->chip.ioapic);
2672 kvm_pic_update_irq(pic_irqchip(kvm));
2676 static int kvm_vm_ioctl_get_pit(struct kvm *kvm, struct kvm_pit_state *ps)
2680 mutex_lock(&kvm->arch.vpit->pit_state.lock);
2681 memcpy(ps, &kvm->arch.vpit->pit_state, sizeof(struct kvm_pit_state));
2682 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
2686 static int kvm_vm_ioctl_set_pit(struct kvm *kvm, struct kvm_pit_state *ps)
2690 mutex_lock(&kvm->arch.vpit->pit_state.lock);
2691 memcpy(&kvm->arch.vpit->pit_state, ps, sizeof(struct kvm_pit_state));
2692 kvm_pit_load_count(kvm, 0, ps->channels[0].count, 0);
2693 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
2697 static int kvm_vm_ioctl_get_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps)
2701 mutex_lock(&kvm->arch.vpit->pit_state.lock);
2702 memcpy(ps->channels, &kvm->arch.vpit->pit_state.channels,
2703 sizeof(ps->channels));
2704 ps->flags = kvm->arch.vpit->pit_state.flags;
2705 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
2709 static int kvm_vm_ioctl_set_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps)
2711 int r = 0, start = 0;
2712 u32 prev_legacy, cur_legacy;
2713 mutex_lock(&kvm->arch.vpit->pit_state.lock);
2714 prev_legacy = kvm->arch.vpit->pit_state.flags & KVM_PIT_FLAGS_HPET_LEGACY;
2715 cur_legacy = ps->flags & KVM_PIT_FLAGS_HPET_LEGACY;
2716 if (!prev_legacy && cur_legacy)
2718 memcpy(&kvm->arch.vpit->pit_state.channels, &ps->channels,
2719 sizeof(kvm->arch.vpit->pit_state.channels));
2720 kvm->arch.vpit->pit_state.flags = ps->flags;
2721 kvm_pit_load_count(kvm, 0, kvm->arch.vpit->pit_state.channels[0].count, start);
2722 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
2726 static int kvm_vm_ioctl_reinject(struct kvm *kvm,
2727 struct kvm_reinject_control *control)
2729 if (!kvm->arch.vpit)
2731 mutex_lock(&kvm->arch.vpit->pit_state.lock);
2732 kvm->arch.vpit->pit_state.pit_timer.reinject = control->pit_reinject;
2733 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
2738 * Get (and clear) the dirty memory log for a memory slot.
2740 int kvm_vm_ioctl_get_dirty_log(struct kvm *kvm,
2741 struct kvm_dirty_log *log)
2744 struct kvm_memory_slot *memslot;
2746 unsigned long is_dirty = 0;
2747 unsigned long *dirty_bitmap = NULL;
2749 mutex_lock(&kvm->slots_lock);
2752 if (log->slot >= KVM_MEMORY_SLOTS)
2755 memslot = &kvm->memslots->memslots[log->slot];
2757 if (!memslot->dirty_bitmap)
2760 n = kvm_dirty_bitmap_bytes(memslot);
2763 dirty_bitmap = vmalloc(n);
2766 memset(dirty_bitmap, 0, n);
2768 for (i = 0; !is_dirty && i < n/sizeof(long); i++)
2769 is_dirty = memslot->dirty_bitmap[i];
2771 /* If nothing is dirty, don't bother messing with page tables. */
2773 struct kvm_memslots *slots, *old_slots;
2775 spin_lock(&kvm->mmu_lock);
2776 kvm_mmu_slot_remove_write_access(kvm, log->slot);
2777 spin_unlock(&kvm->mmu_lock);
2779 slots = kzalloc(sizeof(struct kvm_memslots), GFP_KERNEL);
2783 memcpy(slots, kvm->memslots, sizeof(struct kvm_memslots));
2784 slots->memslots[log->slot].dirty_bitmap = dirty_bitmap;
2786 old_slots = kvm->memslots;
2787 rcu_assign_pointer(kvm->memslots, slots);
2788 synchronize_srcu_expedited(&kvm->srcu);
2789 dirty_bitmap = old_slots->memslots[log->slot].dirty_bitmap;
2794 if (copy_to_user(log->dirty_bitmap, dirty_bitmap, n))
2797 vfree(dirty_bitmap);
2799 mutex_unlock(&kvm->slots_lock);
2803 long kvm_arch_vm_ioctl(struct file *filp,
2804 unsigned int ioctl, unsigned long arg)
2806 struct kvm *kvm = filp->private_data;
2807 void __user *argp = (void __user *)arg;
2810 * This union makes it completely explicit to gcc-3.x
2811 * that these two variables' stack usage should be
2812 * combined, not added together.
2815 struct kvm_pit_state ps;
2816 struct kvm_pit_state2 ps2;
2817 struct kvm_memory_alias alias;
2818 struct kvm_pit_config pit_config;
2822 case KVM_SET_TSS_ADDR:
2823 r = kvm_vm_ioctl_set_tss_addr(kvm, arg);
2827 case KVM_SET_IDENTITY_MAP_ADDR: {
2831 if (copy_from_user(&ident_addr, argp, sizeof ident_addr))
2833 r = kvm_vm_ioctl_set_identity_map_addr(kvm, ident_addr);
2838 case KVM_SET_MEMORY_REGION: {
2839 struct kvm_memory_region kvm_mem;
2840 struct kvm_userspace_memory_region kvm_userspace_mem;
2843 if (copy_from_user(&kvm_mem, argp, sizeof kvm_mem))
2845 kvm_userspace_mem.slot = kvm_mem.slot;
2846 kvm_userspace_mem.flags = kvm_mem.flags;
2847 kvm_userspace_mem.guest_phys_addr = kvm_mem.guest_phys_addr;
2848 kvm_userspace_mem.memory_size = kvm_mem.memory_size;
2849 r = kvm_vm_ioctl_set_memory_region(kvm, &kvm_userspace_mem, 0);
2854 case KVM_SET_NR_MMU_PAGES:
2855 r = kvm_vm_ioctl_set_nr_mmu_pages(kvm, arg);
2859 case KVM_GET_NR_MMU_PAGES:
2860 r = kvm_vm_ioctl_get_nr_mmu_pages(kvm);
2862 case KVM_SET_MEMORY_ALIAS:
2864 if (copy_from_user(&u.alias, argp, sizeof(struct kvm_memory_alias)))
2866 r = kvm_vm_ioctl_set_memory_alias(kvm, &u.alias);
2870 case KVM_CREATE_IRQCHIP: {
2871 struct kvm_pic *vpic;
2873 mutex_lock(&kvm->lock);
2876 goto create_irqchip_unlock;
2878 vpic = kvm_create_pic(kvm);
2880 r = kvm_ioapic_init(kvm);
2882 kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS,
2885 goto create_irqchip_unlock;
2888 goto create_irqchip_unlock;
2890 kvm->arch.vpic = vpic;
2892 r = kvm_setup_default_irq_routing(kvm);
2894 mutex_lock(&kvm->irq_lock);
2895 kvm_ioapic_destroy(kvm);
2896 kvm_destroy_pic(kvm);
2897 mutex_unlock(&kvm->irq_lock);
2899 create_irqchip_unlock:
2900 mutex_unlock(&kvm->lock);
2903 case KVM_CREATE_PIT:
2904 u.pit_config.flags = KVM_PIT_SPEAKER_DUMMY;
2906 case KVM_CREATE_PIT2:
2908 if (copy_from_user(&u.pit_config, argp,
2909 sizeof(struct kvm_pit_config)))
2912 mutex_lock(&kvm->slots_lock);
2915 goto create_pit_unlock;
2917 kvm->arch.vpit = kvm_create_pit(kvm, u.pit_config.flags);
2921 mutex_unlock(&kvm->slots_lock);
2923 case KVM_IRQ_LINE_STATUS:
2924 case KVM_IRQ_LINE: {
2925 struct kvm_irq_level irq_event;
2928 if (copy_from_user(&irq_event, argp, sizeof irq_event))
2931 if (irqchip_in_kernel(kvm)) {
2933 status = kvm_set_irq(kvm, KVM_USERSPACE_IRQ_SOURCE_ID,
2934 irq_event.irq, irq_event.level);
2935 if (ioctl == KVM_IRQ_LINE_STATUS) {
2937 irq_event.status = status;
2938 if (copy_to_user(argp, &irq_event,
2946 case KVM_GET_IRQCHIP: {
2947 /* 0: PIC master, 1: PIC slave, 2: IOAPIC */
2948 struct kvm_irqchip *chip = kmalloc(sizeof(*chip), GFP_KERNEL);
2954 if (copy_from_user(chip, argp, sizeof *chip))
2955 goto get_irqchip_out;
2957 if (!irqchip_in_kernel(kvm))
2958 goto get_irqchip_out;
2959 r = kvm_vm_ioctl_get_irqchip(kvm, chip);
2961 goto get_irqchip_out;
2963 if (copy_to_user(argp, chip, sizeof *chip))
2964 goto get_irqchip_out;
2972 case KVM_SET_IRQCHIP: {
2973 /* 0: PIC master, 1: PIC slave, 2: IOAPIC */
2974 struct kvm_irqchip *chip = kmalloc(sizeof(*chip), GFP_KERNEL);
2980 if (copy_from_user(chip, argp, sizeof *chip))
2981 goto set_irqchip_out;
2983 if (!irqchip_in_kernel(kvm))
2984 goto set_irqchip_out;
2985 r = kvm_vm_ioctl_set_irqchip(kvm, chip);
2987 goto set_irqchip_out;
2997 if (copy_from_user(&u.ps, argp, sizeof(struct kvm_pit_state)))
3000 if (!kvm->arch.vpit)
3002 r = kvm_vm_ioctl_get_pit(kvm, &u.ps);
3006 if (copy_to_user(argp, &u.ps, sizeof(struct kvm_pit_state)))
3013 if (copy_from_user(&u.ps, argp, sizeof u.ps))
3016 if (!kvm->arch.vpit)
3018 r = kvm_vm_ioctl_set_pit(kvm, &u.ps);
3024 case KVM_GET_PIT2: {
3026 if (!kvm->arch.vpit)
3028 r = kvm_vm_ioctl_get_pit2(kvm, &u.ps2);
3032 if (copy_to_user(argp, &u.ps2, sizeof(u.ps2)))
3037 case KVM_SET_PIT2: {
3039 if (copy_from_user(&u.ps2, argp, sizeof(u.ps2)))
3042 if (!kvm->arch.vpit)
3044 r = kvm_vm_ioctl_set_pit2(kvm, &u.ps2);
3050 case KVM_REINJECT_CONTROL: {
3051 struct kvm_reinject_control control;
3053 if (copy_from_user(&control, argp, sizeof(control)))
3055 r = kvm_vm_ioctl_reinject(kvm, &control);
3061 case KVM_XEN_HVM_CONFIG: {
3063 if (copy_from_user(&kvm->arch.xen_hvm_config, argp,
3064 sizeof(struct kvm_xen_hvm_config)))
3067 if (kvm->arch.xen_hvm_config.flags)
3072 case KVM_SET_CLOCK: {
3073 struct timespec now;
3074 struct kvm_clock_data user_ns;
3079 if (copy_from_user(&user_ns, argp, sizeof(user_ns)))
3088 now_ns = timespec_to_ns(&now);
3089 delta = user_ns.clock - now_ns;
3090 kvm->arch.kvmclock_offset = delta;
3093 case KVM_GET_CLOCK: {
3094 struct timespec now;
3095 struct kvm_clock_data user_ns;
3099 now_ns = timespec_to_ns(&now);
3100 user_ns.clock = kvm->arch.kvmclock_offset + now_ns;
3104 if (copy_to_user(argp, &user_ns, sizeof(user_ns)))
3117 static void kvm_init_msr_list(void)
3122 /* skip the first msrs in the list. KVM-specific */
3123 for (i = j = KVM_SAVE_MSRS_BEGIN; i < ARRAY_SIZE(msrs_to_save); i++) {
3124 if (rdmsr_safe(msrs_to_save[i], &dummy[0], &dummy[1]) < 0)
3127 msrs_to_save[j] = msrs_to_save[i];
3130 num_msrs_to_save = j;
3133 static int vcpu_mmio_write(struct kvm_vcpu *vcpu, gpa_t addr, int len,
3136 if (vcpu->arch.apic &&
3137 !kvm_iodevice_write(&vcpu->arch.apic->dev, addr, len, v))
3140 return kvm_io_bus_write(vcpu->kvm, KVM_MMIO_BUS, addr, len, v);
3143 static int vcpu_mmio_read(struct kvm_vcpu *vcpu, gpa_t addr, int len, void *v)
3145 if (vcpu->arch.apic &&
3146 !kvm_iodevice_read(&vcpu->arch.apic->dev, addr, len, v))
3149 return kvm_io_bus_read(vcpu->kvm, KVM_MMIO_BUS, addr, len, v);
3152 static void kvm_set_segment(struct kvm_vcpu *vcpu,
3153 struct kvm_segment *var, int seg)
3155 kvm_x86_ops->set_segment(vcpu, var, seg);
3158 void kvm_get_segment(struct kvm_vcpu *vcpu,
3159 struct kvm_segment *var, int seg)
3161 kvm_x86_ops->get_segment(vcpu, var, seg);
3164 gpa_t kvm_mmu_gva_to_gpa_read(struct kvm_vcpu *vcpu, gva_t gva, u32 *error)
3166 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
3167 return vcpu->arch.mmu.gva_to_gpa(vcpu, gva, access, error);
3170 gpa_t kvm_mmu_gva_to_gpa_fetch(struct kvm_vcpu *vcpu, gva_t gva, u32 *error)
3172 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
3173 access |= PFERR_FETCH_MASK;
3174 return vcpu->arch.mmu.gva_to_gpa(vcpu, gva, access, error);
3177 gpa_t kvm_mmu_gva_to_gpa_write(struct kvm_vcpu *vcpu, gva_t gva, u32 *error)
3179 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
3180 access |= PFERR_WRITE_MASK;
3181 return vcpu->arch.mmu.gva_to_gpa(vcpu, gva, access, error);
3184 /* uses this to access any guest's mapped memory without checking CPL */
3185 gpa_t kvm_mmu_gva_to_gpa_system(struct kvm_vcpu *vcpu, gva_t gva, u32 *error)
3187 return vcpu->arch.mmu.gva_to_gpa(vcpu, gva, 0, error);
3190 static int kvm_read_guest_virt_helper(gva_t addr, void *val, unsigned int bytes,
3191 struct kvm_vcpu *vcpu, u32 access,
3195 int r = X86EMUL_CONTINUE;
3198 gpa_t gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, addr, access, error);
3199 unsigned offset = addr & (PAGE_SIZE-1);
3200 unsigned toread = min(bytes, (unsigned)PAGE_SIZE - offset);
3203 if (gpa == UNMAPPED_GVA) {
3204 r = X86EMUL_PROPAGATE_FAULT;
3207 ret = kvm_read_guest(vcpu->kvm, gpa, data, toread);
3209 r = X86EMUL_UNHANDLEABLE;
3221 /* used for instruction fetching */
3222 static int kvm_fetch_guest_virt(gva_t addr, void *val, unsigned int bytes,
3223 struct kvm_vcpu *vcpu, u32 *error)
3225 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
3226 return kvm_read_guest_virt_helper(addr, val, bytes, vcpu,
3227 access | PFERR_FETCH_MASK, error);
3230 static int kvm_read_guest_virt(gva_t addr, void *val, unsigned int bytes,
3231 struct kvm_vcpu *vcpu, u32 *error)
3233 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
3234 return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, access,
3238 static int kvm_read_guest_virt_system(gva_t addr, void *val, unsigned int bytes,
3239 struct kvm_vcpu *vcpu, u32 *error)
3241 return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, 0, error);
3244 static int kvm_write_guest_virt_system(gva_t addr, void *val,
3246 struct kvm_vcpu *vcpu,
3250 int r = X86EMUL_CONTINUE;
3253 gpa_t gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, addr,
3254 PFERR_WRITE_MASK, error);
3255 unsigned offset = addr & (PAGE_SIZE-1);
3256 unsigned towrite = min(bytes, (unsigned)PAGE_SIZE - offset);
3259 if (gpa == UNMAPPED_GVA) {
3260 r = X86EMUL_PROPAGATE_FAULT;
3263 ret = kvm_write_guest(vcpu->kvm, gpa, data, towrite);
3265 r = X86EMUL_UNHANDLEABLE;
3277 static int emulator_read_emulated(unsigned long addr,
3280 struct kvm_vcpu *vcpu)
3285 if (vcpu->mmio_read_completed) {
3286 memcpy(val, vcpu->mmio_data, bytes);
3287 trace_kvm_mmio(KVM_TRACE_MMIO_READ, bytes,
3288 vcpu->mmio_phys_addr, *(u64 *)val);
3289 vcpu->mmio_read_completed = 0;
3290 return X86EMUL_CONTINUE;
3293 gpa = kvm_mmu_gva_to_gpa_read(vcpu, addr, &error_code);
3295 if (gpa == UNMAPPED_GVA) {
3296 kvm_inject_page_fault(vcpu, addr, error_code);
3297 return X86EMUL_PROPAGATE_FAULT;
3300 /* For APIC access vmexit */
3301 if ((gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
3304 if (kvm_read_guest_virt(addr, val, bytes, vcpu, NULL)
3305 == X86EMUL_CONTINUE)
3306 return X86EMUL_CONTINUE;
3310 * Is this MMIO handled locally?
3312 if (!vcpu_mmio_read(vcpu, gpa, bytes, val)) {
3313 trace_kvm_mmio(KVM_TRACE_MMIO_READ, bytes, gpa, *(u64 *)val);
3314 return X86EMUL_CONTINUE;
3317 trace_kvm_mmio(KVM_TRACE_MMIO_READ_UNSATISFIED, bytes, gpa, 0);
3319 vcpu->mmio_needed = 1;
3320 vcpu->mmio_phys_addr = gpa;
3321 vcpu->mmio_size = bytes;
3322 vcpu->mmio_is_write = 0;
3324 return X86EMUL_UNHANDLEABLE;
3327 int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa,
3328 const void *val, int bytes)
3332 ret = kvm_write_guest(vcpu->kvm, gpa, val, bytes);
3335 kvm_mmu_pte_write(vcpu, gpa, val, bytes, 1);
3339 static int emulator_write_emulated_onepage(unsigned long addr,
3342 struct kvm_vcpu *vcpu)
3347 gpa = kvm_mmu_gva_to_gpa_write(vcpu, addr, &error_code);
3349 if (gpa == UNMAPPED_GVA) {
3350 kvm_inject_page_fault(vcpu, addr, error_code);
3351 return X86EMUL_PROPAGATE_FAULT;
3354 /* For APIC access vmexit */
3355 if ((gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
3358 if (emulator_write_phys(vcpu, gpa, val, bytes))
3359 return X86EMUL_CONTINUE;
3362 trace_kvm_mmio(KVM_TRACE_MMIO_WRITE, bytes, gpa, *(u64 *)val);
3364 * Is this MMIO handled locally?
3366 if (!vcpu_mmio_write(vcpu, gpa, bytes, val))
3367 return X86EMUL_CONTINUE;
3369 vcpu->mmio_needed = 1;
3370 vcpu->mmio_phys_addr = gpa;
3371 vcpu->mmio_size = bytes;
3372 vcpu->mmio_is_write = 1;
3373 memcpy(vcpu->mmio_data, val, bytes);
3375 return X86EMUL_CONTINUE;
3378 int emulator_write_emulated(unsigned long addr,
3381 struct kvm_vcpu *vcpu)
3383 /* Crossing a page boundary? */
3384 if (((addr + bytes - 1) ^ addr) & PAGE_MASK) {
3387 now = -addr & ~PAGE_MASK;
3388 rc = emulator_write_emulated_onepage(addr, val, now, vcpu);
3389 if (rc != X86EMUL_CONTINUE)
3395 return emulator_write_emulated_onepage(addr, val, bytes, vcpu);
3397 EXPORT_SYMBOL_GPL(emulator_write_emulated);
3399 #define CMPXCHG_TYPE(t, ptr, old, new) \
3400 (cmpxchg((t *)(ptr), *(t *)(old), *(t *)(new)) == *(t *)(old))
3402 #ifdef CONFIG_X86_64
3403 # define CMPXCHG64(ptr, old, new) CMPXCHG_TYPE(u64, ptr, old, new)
3405 # define CMPXCHG64(ptr, old, new) \
3406 (cmpxchg64((u64 *)(ptr), *(u64 *)(old), *(u64 *)(new)) == *(u64 *)(old))
3409 static int emulator_cmpxchg_emulated(unsigned long addr,
3413 struct kvm_vcpu *vcpu)
3420 /* guests cmpxchg8b have to be emulated atomically */
3421 if (bytes > 8 || (bytes & (bytes - 1)))
3424 gpa = kvm_mmu_gva_to_gpa_write(vcpu, addr, NULL);
3426 if (gpa == UNMAPPED_GVA ||
3427 (gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
3430 if (((gpa + bytes - 1) & PAGE_MASK) != (gpa & PAGE_MASK))
3433 page = gfn_to_page(vcpu->kvm, gpa >> PAGE_SHIFT);
3435 kaddr = kmap_atomic(page, KM_USER0);
3436 kaddr += offset_in_page(gpa);
3439 exchanged = CMPXCHG_TYPE(u8, kaddr, old, new);
3442 exchanged = CMPXCHG_TYPE(u16, kaddr, old, new);
3445 exchanged = CMPXCHG_TYPE(u32, kaddr, old, new);
3448 exchanged = CMPXCHG64(kaddr, old, new);
3453 kunmap_atomic(kaddr, KM_USER0);
3454 kvm_release_page_dirty(page);
3457 return X86EMUL_CMPXCHG_FAILED;
3459 kvm_mmu_pte_write(vcpu, gpa, new, bytes, 1);
3461 return X86EMUL_CONTINUE;
3464 printk_once(KERN_WARNING "kvm: emulating exchange as write\n");
3466 return emulator_write_emulated(addr, new, bytes, vcpu);
3469 static int kernel_pio(struct kvm_vcpu *vcpu, void *pd)
3471 /* TODO: String I/O for in kernel device */
3474 if (vcpu->arch.pio.in)
3475 r = kvm_io_bus_read(vcpu->kvm, KVM_PIO_BUS, vcpu->arch.pio.port,
3476 vcpu->arch.pio.size, pd);
3478 r = kvm_io_bus_write(vcpu->kvm, KVM_PIO_BUS,
3479 vcpu->arch.pio.port, vcpu->arch.pio.size,
3485 static int emulator_pio_in_emulated(int size, unsigned short port, void *val,
3486 unsigned int count, struct kvm_vcpu *vcpu)
3488 if (vcpu->arch.pio.count)
3491 trace_kvm_pio(1, port, size, 1);
3493 vcpu->arch.pio.port = port;
3494 vcpu->arch.pio.in = 1;
3495 vcpu->arch.pio.count = count;
3496 vcpu->arch.pio.size = size;
3498 if (!kernel_pio(vcpu, vcpu->arch.pio_data)) {
3500 memcpy(val, vcpu->arch.pio_data, size * count);
3501 vcpu->arch.pio.count = 0;
3505 vcpu->run->exit_reason = KVM_EXIT_IO;
3506 vcpu->run->io.direction = KVM_EXIT_IO_IN;
3507 vcpu->run->io.size = size;
3508 vcpu->run->io.data_offset = KVM_PIO_PAGE_OFFSET * PAGE_SIZE;
3509 vcpu->run->io.count = count;
3510 vcpu->run->io.port = port;
3515 static int emulator_pio_out_emulated(int size, unsigned short port,
3516 const void *val, unsigned int count,
3517 struct kvm_vcpu *vcpu)
3519 trace_kvm_pio(0, port, size, 1);
3521 vcpu->arch.pio.port = port;
3522 vcpu->arch.pio.in = 0;
3523 vcpu->arch.pio.count = count;
3524 vcpu->arch.pio.size = size;
3526 memcpy(vcpu->arch.pio_data, val, size * count);
3528 if (!kernel_pio(vcpu, vcpu->arch.pio_data)) {
3529 vcpu->arch.pio.count = 0;
3533 vcpu->run->exit_reason = KVM_EXIT_IO;
3534 vcpu->run->io.direction = KVM_EXIT_IO_OUT;
3535 vcpu->run->io.size = size;
3536 vcpu->run->io.data_offset = KVM_PIO_PAGE_OFFSET * PAGE_SIZE;
3537 vcpu->run->io.count = count;
3538 vcpu->run->io.port = port;
3543 static unsigned long get_segment_base(struct kvm_vcpu *vcpu, int seg)
3545 return kvm_x86_ops->get_segment_base(vcpu, seg);
3548 int emulate_invlpg(struct kvm_vcpu *vcpu, gva_t address)
3550 kvm_mmu_invlpg(vcpu, address);
3551 return X86EMUL_CONTINUE;
3554 int emulate_clts(struct kvm_vcpu *vcpu)
3556 kvm_x86_ops->set_cr0(vcpu, kvm_read_cr0_bits(vcpu, ~X86_CR0_TS));
3557 kvm_x86_ops->fpu_activate(vcpu);
3558 return X86EMUL_CONTINUE;
3561 int emulator_get_dr(struct x86_emulate_ctxt *ctxt, int dr, unsigned long *dest)
3563 return kvm_get_dr(ctxt->vcpu, dr, dest);
3566 int emulator_set_dr(struct x86_emulate_ctxt *ctxt, int dr, unsigned long value)
3568 unsigned long mask = (ctxt->mode == X86EMUL_MODE_PROT64) ? ~0ULL : ~0U;
3570 return kvm_set_dr(ctxt->vcpu, dr, value & mask);
3573 void kvm_report_emulation_failure(struct kvm_vcpu *vcpu, const char *context)
3576 unsigned long rip = kvm_rip_read(vcpu);
3577 unsigned long rip_linear;
3579 if (!printk_ratelimit())
3582 rip_linear = rip + get_segment_base(vcpu, VCPU_SREG_CS);
3584 kvm_read_guest_virt(rip_linear, (void *)opcodes, 4, vcpu, NULL);
3586 printk(KERN_ERR "emulation failed (%s) rip %lx %02x %02x %02x %02x\n",
3587 context, rip, opcodes[0], opcodes[1], opcodes[2], opcodes[3]);
3589 EXPORT_SYMBOL_GPL(kvm_report_emulation_failure);
3591 static u64 mk_cr_64(u64 curr_cr, u32 new_val)
3593 return (curr_cr & ~((1ULL << 32) - 1)) | new_val;
3596 static unsigned long emulator_get_cr(int cr, struct kvm_vcpu *vcpu)
3598 unsigned long value;
3602 value = kvm_read_cr0(vcpu);
3605 value = vcpu->arch.cr2;
3608 value = vcpu->arch.cr3;
3611 value = kvm_read_cr4(vcpu);
3614 value = kvm_get_cr8(vcpu);
3617 vcpu_printf(vcpu, "%s: unexpected cr %u\n", __func__, cr);
3624 static void emulator_set_cr(int cr, unsigned long val, struct kvm_vcpu *vcpu)
3628 kvm_set_cr0(vcpu, mk_cr_64(kvm_read_cr0(vcpu), val));
3631 vcpu->arch.cr2 = val;
3634 kvm_set_cr3(vcpu, val);
3637 kvm_set_cr4(vcpu, mk_cr_64(kvm_read_cr4(vcpu), val));
3640 kvm_set_cr8(vcpu, val & 0xfUL);
3643 vcpu_printf(vcpu, "%s: unexpected cr %u\n", __func__, cr);
3647 static int emulator_get_cpl(struct kvm_vcpu *vcpu)
3649 return kvm_x86_ops->get_cpl(vcpu);
3652 static void emulator_get_gdt(struct desc_ptr *dt, struct kvm_vcpu *vcpu)
3654 kvm_x86_ops->get_gdt(vcpu, dt);
3657 static bool emulator_get_cached_descriptor(struct desc_struct *desc, int seg,
3658 struct kvm_vcpu *vcpu)
3660 struct kvm_segment var;
3662 kvm_get_segment(vcpu, &var, seg);
3669 set_desc_limit(desc, var.limit);
3670 set_desc_base(desc, (unsigned long)var.base);
3671 desc->type = var.type;
3673 desc->dpl = var.dpl;
3674 desc->p = var.present;
3675 desc->avl = var.avl;
3683 static void emulator_set_cached_descriptor(struct desc_struct *desc, int seg,
3684 struct kvm_vcpu *vcpu)
3686 struct kvm_segment var;
3688 /* needed to preserve selector */
3689 kvm_get_segment(vcpu, &var, seg);
3691 var.base = get_desc_base(desc);
3692 var.limit = get_desc_limit(desc);
3694 var.limit = (var.limit << 12) | 0xfff;
3695 var.type = desc->type;
3696 var.present = desc->p;
3697 var.dpl = desc->dpl;
3702 var.avl = desc->avl;
3703 var.present = desc->p;
3704 var.unusable = !var.present;
3707 kvm_set_segment(vcpu, &var, seg);
3711 static u16 emulator_get_segment_selector(int seg, struct kvm_vcpu *vcpu)
3713 struct kvm_segment kvm_seg;
3715 kvm_get_segment(vcpu, &kvm_seg, seg);
3716 return kvm_seg.selector;
3719 static void emulator_set_segment_selector(u16 sel, int seg,
3720 struct kvm_vcpu *vcpu)
3722 struct kvm_segment kvm_seg;
3724 kvm_get_segment(vcpu, &kvm_seg, seg);
3725 kvm_seg.selector = sel;
3726 kvm_set_segment(vcpu, &kvm_seg, seg);
3729 static void emulator_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
3731 kvm_x86_ops->set_rflags(vcpu, rflags);
3734 static struct x86_emulate_ops emulate_ops = {
3735 .read_std = kvm_read_guest_virt_system,
3736 .write_std = kvm_write_guest_virt_system,
3737 .fetch = kvm_fetch_guest_virt,
3738 .read_emulated = emulator_read_emulated,
3739 .write_emulated = emulator_write_emulated,
3740 .cmpxchg_emulated = emulator_cmpxchg_emulated,
3741 .pio_in_emulated = emulator_pio_in_emulated,
3742 .pio_out_emulated = emulator_pio_out_emulated,
3743 .get_cached_descriptor = emulator_get_cached_descriptor,
3744 .set_cached_descriptor = emulator_set_cached_descriptor,
3745 .get_segment_selector = emulator_get_segment_selector,
3746 .set_segment_selector = emulator_set_segment_selector,
3747 .get_gdt = emulator_get_gdt,
3748 .get_cr = emulator_get_cr,
3749 .set_cr = emulator_set_cr,
3750 .cpl = emulator_get_cpl,
3751 .set_rflags = emulator_set_rflags,
3754 static void cache_all_regs(struct kvm_vcpu *vcpu)
3756 kvm_register_read(vcpu, VCPU_REGS_RAX);
3757 kvm_register_read(vcpu, VCPU_REGS_RSP);
3758 kvm_register_read(vcpu, VCPU_REGS_RIP);
3759 vcpu->arch.regs_dirty = ~0;
3762 int emulate_instruction(struct kvm_vcpu *vcpu,
3768 struct decode_cache *c;
3769 struct kvm_run *run = vcpu->run;
3771 kvm_clear_exception_queue(vcpu);
3772 vcpu->arch.mmio_fault_cr2 = cr2;
3774 * TODO: fix emulate.c to use guest_read/write_register
3775 * instead of direct ->regs accesses, can save hundred cycles
3776 * on Intel for instructions that don't read/change RSP, for
3779 cache_all_regs(vcpu);
3781 vcpu->mmio_is_write = 0;
3783 if (!(emulation_type & EMULTYPE_NO_DECODE)) {
3785 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
3787 vcpu->arch.emulate_ctxt.vcpu = vcpu;
3788 vcpu->arch.emulate_ctxt.eflags = kvm_x86_ops->get_rflags(vcpu);
3789 vcpu->arch.emulate_ctxt.eip = kvm_rip_read(vcpu);
3790 vcpu->arch.emulate_ctxt.mode =
3791 (!is_protmode(vcpu)) ? X86EMUL_MODE_REAL :
3792 (vcpu->arch.emulate_ctxt.eflags & X86_EFLAGS_VM)
3793 ? X86EMUL_MODE_VM86 : cs_l
3794 ? X86EMUL_MODE_PROT64 : cs_db
3795 ? X86EMUL_MODE_PROT32 : X86EMUL_MODE_PROT16;
3797 r = x86_decode_insn(&vcpu->arch.emulate_ctxt, &emulate_ops);
3798 trace_kvm_emulate_insn_start(vcpu);
3800 /* Only allow emulation of specific instructions on #UD
3801 * (namely VMMCALL, sysenter, sysexit, syscall)*/
3802 c = &vcpu->arch.emulate_ctxt.decode;
3803 if (emulation_type & EMULTYPE_TRAP_UD) {
3805 return EMULATE_FAIL;
3807 case 0x01: /* VMMCALL */
3808 if (c->modrm_mod != 3 || c->modrm_rm != 1)
3809 return EMULATE_FAIL;
3811 case 0x34: /* sysenter */
3812 case 0x35: /* sysexit */
3813 if (c->modrm_mod != 0 || c->modrm_rm != 0)
3814 return EMULATE_FAIL;
3816 case 0x05: /* syscall */
3817 if (c->modrm_mod != 0 || c->modrm_rm != 0)
3818 return EMULATE_FAIL;
3821 return EMULATE_FAIL;
3824 if (!(c->modrm_reg == 0 || c->modrm_reg == 3))
3825 return EMULATE_FAIL;
3828 ++vcpu->stat.insn_emulation;
3830 ++vcpu->stat.insn_emulation_fail;
3831 trace_kvm_emulate_insn_failed(vcpu);
3832 if (kvm_mmu_unprotect_page_virt(vcpu, cr2))
3833 return EMULATE_DONE;
3834 return EMULATE_FAIL;
3838 if (emulation_type & EMULTYPE_SKIP) {
3839 kvm_rip_write(vcpu, vcpu->arch.emulate_ctxt.decode.eip);
3840 return EMULATE_DONE;
3844 r = x86_emulate_insn(&vcpu->arch.emulate_ctxt, &emulate_ops);
3845 shadow_mask = vcpu->arch.emulate_ctxt.interruptibility;
3848 kvm_x86_ops->set_interrupt_shadow(vcpu, shadow_mask);
3850 if (vcpu->arch.pio.count) {
3851 if (!vcpu->arch.pio.in)
3852 vcpu->arch.pio.count = 0;
3853 return EMULATE_DO_MMIO;
3856 if (r || vcpu->mmio_is_write) {
3857 run->exit_reason = KVM_EXIT_MMIO;
3858 run->mmio.phys_addr = vcpu->mmio_phys_addr;
3859 memcpy(run->mmio.data, vcpu->mmio_data, 8);
3860 run->mmio.len = vcpu->mmio_size;
3861 run->mmio.is_write = vcpu->mmio_is_write;
3865 if (kvm_mmu_unprotect_page_virt(vcpu, cr2))
3867 if (!vcpu->mmio_needed) {
3868 ++vcpu->stat.insn_emulation_fail;
3869 trace_kvm_emulate_insn_failed(vcpu);
3870 kvm_report_emulation_failure(vcpu, "mmio");
3871 return EMULATE_FAIL;
3873 return EMULATE_DO_MMIO;
3876 if (vcpu->mmio_is_write) {
3877 vcpu->mmio_needed = 0;
3878 return EMULATE_DO_MMIO;
3882 if (vcpu->arch.exception.pending)
3883 vcpu->arch.emulate_ctxt.restart = false;
3885 if (vcpu->arch.emulate_ctxt.restart)
3888 return EMULATE_DONE;
3890 EXPORT_SYMBOL_GPL(emulate_instruction);
3892 int kvm_fast_pio_out(struct kvm_vcpu *vcpu, int size, unsigned short port)
3894 unsigned long val = kvm_register_read(vcpu, VCPU_REGS_RAX);
3895 int ret = emulator_pio_out_emulated(size, port, &val, 1, vcpu);
3896 /* do not return to emulator after return from userspace */
3897 vcpu->arch.pio.count = 0;
3900 EXPORT_SYMBOL_GPL(kvm_fast_pio_out);
3902 static void bounce_off(void *info)
3907 static int kvmclock_cpufreq_notifier(struct notifier_block *nb, unsigned long val,
3910 struct cpufreq_freqs *freq = data;
3912 struct kvm_vcpu *vcpu;
3913 int i, send_ipi = 0;
3915 if (val == CPUFREQ_PRECHANGE && freq->old > freq->new)
3917 if (val == CPUFREQ_POSTCHANGE && freq->old < freq->new)
3919 per_cpu(cpu_tsc_khz, freq->cpu) = freq->new;
3921 spin_lock(&kvm_lock);
3922 list_for_each_entry(kvm, &vm_list, vm_list) {
3923 kvm_for_each_vcpu(i, vcpu, kvm) {
3924 if (vcpu->cpu != freq->cpu)
3926 if (!kvm_request_guest_time_update(vcpu))
3928 if (vcpu->cpu != smp_processor_id())
3932 spin_unlock(&kvm_lock);
3934 if (freq->old < freq->new && send_ipi) {
3936 * We upscale the frequency. Must make the guest
3937 * doesn't see old kvmclock values while running with
3938 * the new frequency, otherwise we risk the guest sees
3939 * time go backwards.
3941 * In case we update the frequency for another cpu
3942 * (which might be in guest context) send an interrupt
3943 * to kick the cpu out of guest context. Next time
3944 * guest context is entered kvmclock will be updated,
3945 * so the guest will not see stale values.
3947 smp_call_function_single(freq->cpu, bounce_off, NULL, 1);
3952 static struct notifier_block kvmclock_cpufreq_notifier_block = {
3953 .notifier_call = kvmclock_cpufreq_notifier
3956 static void kvm_timer_init(void)
3960 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) {
3961 cpufreq_register_notifier(&kvmclock_cpufreq_notifier_block,
3962 CPUFREQ_TRANSITION_NOTIFIER);
3963 for_each_online_cpu(cpu) {
3964 unsigned long khz = cpufreq_get(cpu);
3967 per_cpu(cpu_tsc_khz, cpu) = khz;
3970 for_each_possible_cpu(cpu)
3971 per_cpu(cpu_tsc_khz, cpu) = tsc_khz;
3975 static DEFINE_PER_CPU(struct kvm_vcpu *, current_vcpu);
3977 static int kvm_is_in_guest(void)
3979 return percpu_read(current_vcpu) != NULL;
3982 static int kvm_is_user_mode(void)
3986 if (percpu_read(current_vcpu))
3987 user_mode = kvm_x86_ops->get_cpl(percpu_read(current_vcpu));
3989 return user_mode != 0;
3992 static unsigned long kvm_get_guest_ip(void)
3994 unsigned long ip = 0;
3996 if (percpu_read(current_vcpu))
3997 ip = kvm_rip_read(percpu_read(current_vcpu));
4002 static struct perf_guest_info_callbacks kvm_guest_cbs = {
4003 .is_in_guest = kvm_is_in_guest,
4004 .is_user_mode = kvm_is_user_mode,
4005 .get_guest_ip = kvm_get_guest_ip,
4008 void kvm_before_handle_nmi(struct kvm_vcpu *vcpu)
4010 percpu_write(current_vcpu, vcpu);
4012 EXPORT_SYMBOL_GPL(kvm_before_handle_nmi);
4014 void kvm_after_handle_nmi(struct kvm_vcpu *vcpu)
4016 percpu_write(current_vcpu, NULL);
4018 EXPORT_SYMBOL_GPL(kvm_after_handle_nmi);
4020 int kvm_arch_init(void *opaque)
4023 struct kvm_x86_ops *ops = (struct kvm_x86_ops *)opaque;
4026 printk(KERN_ERR "kvm: already loaded the other module\n");
4031 if (!ops->cpu_has_kvm_support()) {
4032 printk(KERN_ERR "kvm: no hardware support\n");
4036 if (ops->disabled_by_bios()) {
4037 printk(KERN_ERR "kvm: disabled by bios\n");
4042 r = kvm_mmu_module_init();
4046 kvm_init_msr_list();
4049 kvm_mmu_set_nonpresent_ptes(0ull, 0ull);
4050 kvm_mmu_set_base_ptes(PT_PRESENT_MASK);
4051 kvm_mmu_set_mask_ptes(PT_USER_MASK, PT_ACCESSED_MASK,
4052 PT_DIRTY_MASK, PT64_NX_MASK, 0);
4056 perf_register_guest_info_callbacks(&kvm_guest_cbs);
4064 void kvm_arch_exit(void)
4066 perf_unregister_guest_info_callbacks(&kvm_guest_cbs);
4068 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC))
4069 cpufreq_unregister_notifier(&kvmclock_cpufreq_notifier_block,
4070 CPUFREQ_TRANSITION_NOTIFIER);
4072 kvm_mmu_module_exit();
4075 int kvm_emulate_halt(struct kvm_vcpu *vcpu)
4077 ++vcpu->stat.halt_exits;
4078 if (irqchip_in_kernel(vcpu->kvm)) {
4079 vcpu->arch.mp_state = KVM_MP_STATE_HALTED;
4082 vcpu->run->exit_reason = KVM_EXIT_HLT;
4086 EXPORT_SYMBOL_GPL(kvm_emulate_halt);
4088 static inline gpa_t hc_gpa(struct kvm_vcpu *vcpu, unsigned long a0,
4091 if (is_long_mode(vcpu))
4094 return a0 | ((gpa_t)a1 << 32);
4097 int kvm_hv_hypercall(struct kvm_vcpu *vcpu)
4099 u64 param, ingpa, outgpa, ret;
4100 uint16_t code, rep_idx, rep_cnt, res = HV_STATUS_SUCCESS, rep_done = 0;
4101 bool fast, longmode;
4105 * hypercall generates UD from non zero cpl and real mode
4108 if (kvm_x86_ops->get_cpl(vcpu) != 0 || !is_protmode(vcpu)) {
4109 kvm_queue_exception(vcpu, UD_VECTOR);
4113 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
4114 longmode = is_long_mode(vcpu) && cs_l == 1;
4117 param = ((u64)kvm_register_read(vcpu, VCPU_REGS_RDX) << 32) |
4118 (kvm_register_read(vcpu, VCPU_REGS_RAX) & 0xffffffff);
4119 ingpa = ((u64)kvm_register_read(vcpu, VCPU_REGS_RBX) << 32) |
4120 (kvm_register_read(vcpu, VCPU_REGS_RCX) & 0xffffffff);
4121 outgpa = ((u64)kvm_register_read(vcpu, VCPU_REGS_RDI) << 32) |
4122 (kvm_register_read(vcpu, VCPU_REGS_RSI) & 0xffffffff);
4124 #ifdef CONFIG_X86_64
4126 param = kvm_register_read(vcpu, VCPU_REGS_RCX);
4127 ingpa = kvm_register_read(vcpu, VCPU_REGS_RDX);
4128 outgpa = kvm_register_read(vcpu, VCPU_REGS_R8);
4132 code = param & 0xffff;
4133 fast = (param >> 16) & 0x1;
4134 rep_cnt = (param >> 32) & 0xfff;
4135 rep_idx = (param >> 48) & 0xfff;
4137 trace_kvm_hv_hypercall(code, fast, rep_cnt, rep_idx, ingpa, outgpa);
4140 case HV_X64_HV_NOTIFY_LONG_SPIN_WAIT:
4141 kvm_vcpu_on_spin(vcpu);
4144 res = HV_STATUS_INVALID_HYPERCALL_CODE;
4148 ret = res | (((u64)rep_done & 0xfff) << 32);
4150 kvm_register_write(vcpu, VCPU_REGS_RAX, ret);
4152 kvm_register_write(vcpu, VCPU_REGS_RDX, ret >> 32);
4153 kvm_register_write(vcpu, VCPU_REGS_RAX, ret & 0xffffffff);
4159 int kvm_emulate_hypercall(struct kvm_vcpu *vcpu)
4161 unsigned long nr, a0, a1, a2, a3, ret;
4164 if (kvm_hv_hypercall_enabled(vcpu->kvm))
4165 return kvm_hv_hypercall(vcpu);
4167 nr = kvm_register_read(vcpu, VCPU_REGS_RAX);
4168 a0 = kvm_register_read(vcpu, VCPU_REGS_RBX);
4169 a1 = kvm_register_read(vcpu, VCPU_REGS_RCX);
4170 a2 = kvm_register_read(vcpu, VCPU_REGS_RDX);
4171 a3 = kvm_register_read(vcpu, VCPU_REGS_RSI);
4173 trace_kvm_hypercall(nr, a0, a1, a2, a3);
4175 if (!is_long_mode(vcpu)) {
4183 if (kvm_x86_ops->get_cpl(vcpu) != 0) {
4189 case KVM_HC_VAPIC_POLL_IRQ:
4193 r = kvm_pv_mmu_op(vcpu, a0, hc_gpa(vcpu, a1, a2), &ret);
4200 kvm_register_write(vcpu, VCPU_REGS_RAX, ret);
4201 ++vcpu->stat.hypercalls;
4204 EXPORT_SYMBOL_GPL(kvm_emulate_hypercall);
4206 int kvm_fix_hypercall(struct kvm_vcpu *vcpu)
4208 char instruction[3];
4209 unsigned long rip = kvm_rip_read(vcpu);
4212 * Blow out the MMU to ensure that no other VCPU has an active mapping
4213 * to ensure that the updated hypercall appears atomically across all
4216 kvm_mmu_zap_all(vcpu->kvm);
4218 kvm_x86_ops->patch_hypercall(vcpu, instruction);
4220 return emulator_write_emulated(rip, instruction, 3, vcpu);
4223 void realmode_lgdt(struct kvm_vcpu *vcpu, u16 limit, unsigned long base)
4225 struct desc_ptr dt = { limit, base };
4227 kvm_x86_ops->set_gdt(vcpu, &dt);
4230 void realmode_lidt(struct kvm_vcpu *vcpu, u16 limit, unsigned long base)
4232 struct desc_ptr dt = { limit, base };
4234 kvm_x86_ops->set_idt(vcpu, &dt);
4237 static int move_to_next_stateful_cpuid_entry(struct kvm_vcpu *vcpu, int i)
4239 struct kvm_cpuid_entry2 *e = &vcpu->arch.cpuid_entries[i];
4240 int j, nent = vcpu->arch.cpuid_nent;
4242 e->flags &= ~KVM_CPUID_FLAG_STATE_READ_NEXT;
4243 /* when no next entry is found, the current entry[i] is reselected */
4244 for (j = i + 1; ; j = (j + 1) % nent) {
4245 struct kvm_cpuid_entry2 *ej = &vcpu->arch.cpuid_entries[j];
4246 if (ej->function == e->function) {
4247 ej->flags |= KVM_CPUID_FLAG_STATE_READ_NEXT;
4251 return 0; /* silence gcc, even though control never reaches here */
4254 /* find an entry with matching function, matching index (if needed), and that
4255 * should be read next (if it's stateful) */
4256 static int is_matching_cpuid_entry(struct kvm_cpuid_entry2 *e,
4257 u32 function, u32 index)
4259 if (e->function != function)
4261 if ((e->flags & KVM_CPUID_FLAG_SIGNIFCANT_INDEX) && e->index != index)
4263 if ((e->flags & KVM_CPUID_FLAG_STATEFUL_FUNC) &&
4264 !(e->flags & KVM_CPUID_FLAG_STATE_READ_NEXT))
4269 struct kvm_cpuid_entry2 *kvm_find_cpuid_entry(struct kvm_vcpu *vcpu,
4270 u32 function, u32 index)
4273 struct kvm_cpuid_entry2 *best = NULL;
4275 for (i = 0; i < vcpu->arch.cpuid_nent; ++i) {
4276 struct kvm_cpuid_entry2 *e;
4278 e = &vcpu->arch.cpuid_entries[i];
4279 if (is_matching_cpuid_entry(e, function, index)) {
4280 if (e->flags & KVM_CPUID_FLAG_STATEFUL_FUNC)
4281 move_to_next_stateful_cpuid_entry(vcpu, i);
4286 * Both basic or both extended?
4288 if (((e->function ^ function) & 0x80000000) == 0)
4289 if (!best || e->function > best->function)
4294 EXPORT_SYMBOL_GPL(kvm_find_cpuid_entry);
4296 int cpuid_maxphyaddr(struct kvm_vcpu *vcpu)
4298 struct kvm_cpuid_entry2 *best;
4300 best = kvm_find_cpuid_entry(vcpu, 0x80000000, 0);
4301 if (!best || best->eax < 0x80000008)
4303 best = kvm_find_cpuid_entry(vcpu, 0x80000008, 0);
4305 return best->eax & 0xff;
4310 void kvm_emulate_cpuid(struct kvm_vcpu *vcpu)
4312 u32 function, index;
4313 struct kvm_cpuid_entry2 *best;
4315 function = kvm_register_read(vcpu, VCPU_REGS_RAX);
4316 index = kvm_register_read(vcpu, VCPU_REGS_RCX);
4317 kvm_register_write(vcpu, VCPU_REGS_RAX, 0);
4318 kvm_register_write(vcpu, VCPU_REGS_RBX, 0);
4319 kvm_register_write(vcpu, VCPU_REGS_RCX, 0);
4320 kvm_register_write(vcpu, VCPU_REGS_RDX, 0);
4321 best = kvm_find_cpuid_entry(vcpu, function, index);
4323 kvm_register_write(vcpu, VCPU_REGS_RAX, best->eax);
4324 kvm_register_write(vcpu, VCPU_REGS_RBX, best->ebx);
4325 kvm_register_write(vcpu, VCPU_REGS_RCX, best->ecx);
4326 kvm_register_write(vcpu, VCPU_REGS_RDX, best->edx);
4328 kvm_x86_ops->skip_emulated_instruction(vcpu);
4329 trace_kvm_cpuid(function,
4330 kvm_register_read(vcpu, VCPU_REGS_RAX),
4331 kvm_register_read(vcpu, VCPU_REGS_RBX),
4332 kvm_register_read(vcpu, VCPU_REGS_RCX),
4333 kvm_register_read(vcpu, VCPU_REGS_RDX));
4335 EXPORT_SYMBOL_GPL(kvm_emulate_cpuid);
4338 * Check if userspace requested an interrupt window, and that the
4339 * interrupt window is open.
4341 * No need to exit to userspace if we already have an interrupt queued.
4343 static int dm_request_for_irq_injection(struct kvm_vcpu *vcpu)
4345 return (!irqchip_in_kernel(vcpu->kvm) && !kvm_cpu_has_interrupt(vcpu) &&
4346 vcpu->run->request_interrupt_window &&
4347 kvm_arch_interrupt_allowed(vcpu));
4350 static void post_kvm_run_save(struct kvm_vcpu *vcpu)
4352 struct kvm_run *kvm_run = vcpu->run;
4354 kvm_run->if_flag = (kvm_get_rflags(vcpu) & X86_EFLAGS_IF) != 0;
4355 kvm_run->cr8 = kvm_get_cr8(vcpu);
4356 kvm_run->apic_base = kvm_get_apic_base(vcpu);
4357 if (irqchip_in_kernel(vcpu->kvm))
4358 kvm_run->ready_for_interrupt_injection = 1;
4360 kvm_run->ready_for_interrupt_injection =
4361 kvm_arch_interrupt_allowed(vcpu) &&
4362 !kvm_cpu_has_interrupt(vcpu) &&
4363 !kvm_event_needs_reinjection(vcpu);
4366 static void vapic_enter(struct kvm_vcpu *vcpu)
4368 struct kvm_lapic *apic = vcpu->arch.apic;
4371 if (!apic || !apic->vapic_addr)
4374 page = gfn_to_page(vcpu->kvm, apic->vapic_addr >> PAGE_SHIFT);
4376 vcpu->arch.apic->vapic_page = page;
4379 static void vapic_exit(struct kvm_vcpu *vcpu)
4381 struct kvm_lapic *apic = vcpu->arch.apic;
4384 if (!apic || !apic->vapic_addr)
4387 idx = srcu_read_lock(&vcpu->kvm->srcu);
4388 kvm_release_page_dirty(apic->vapic_page);
4389 mark_page_dirty(vcpu->kvm, apic->vapic_addr >> PAGE_SHIFT);
4390 srcu_read_unlock(&vcpu->kvm->srcu, idx);
4393 static void update_cr8_intercept(struct kvm_vcpu *vcpu)
4397 if (!kvm_x86_ops->update_cr8_intercept)
4400 if (!vcpu->arch.apic)
4403 if (!vcpu->arch.apic->vapic_addr)
4404 max_irr = kvm_lapic_find_highest_irr(vcpu);
4411 tpr = kvm_lapic_get_cr8(vcpu);
4413 kvm_x86_ops->update_cr8_intercept(vcpu, tpr, max_irr);
4416 static void inject_pending_event(struct kvm_vcpu *vcpu)
4418 /* try to reinject previous events if any */
4419 if (vcpu->arch.exception.pending) {
4420 trace_kvm_inj_exception(vcpu->arch.exception.nr,
4421 vcpu->arch.exception.has_error_code,
4422 vcpu->arch.exception.error_code);
4423 kvm_x86_ops->queue_exception(vcpu, vcpu->arch.exception.nr,
4424 vcpu->arch.exception.has_error_code,
4425 vcpu->arch.exception.error_code,
4426 vcpu->arch.exception.reinject);
4430 if (vcpu->arch.nmi_injected) {
4431 kvm_x86_ops->set_nmi(vcpu);
4435 if (vcpu->arch.interrupt.pending) {
4436 kvm_x86_ops->set_irq(vcpu);
4440 /* try to inject new event if pending */
4441 if (vcpu->arch.nmi_pending) {
4442 if (kvm_x86_ops->nmi_allowed(vcpu)) {
4443 vcpu->arch.nmi_pending = false;
4444 vcpu->arch.nmi_injected = true;
4445 kvm_x86_ops->set_nmi(vcpu);
4447 } else if (kvm_cpu_has_interrupt(vcpu)) {
4448 if (kvm_x86_ops->interrupt_allowed(vcpu)) {
4449 kvm_queue_interrupt(vcpu, kvm_cpu_get_interrupt(vcpu),
4451 kvm_x86_ops->set_irq(vcpu);
4456 static int vcpu_enter_guest(struct kvm_vcpu *vcpu)
4459 bool req_int_win = !irqchip_in_kernel(vcpu->kvm) &&
4460 vcpu->run->request_interrupt_window;
4463 if (test_and_clear_bit(KVM_REQ_MMU_RELOAD, &vcpu->requests))
4464 kvm_mmu_unload(vcpu);
4466 r = kvm_mmu_reload(vcpu);
4470 if (vcpu->requests) {
4471 if (test_and_clear_bit(KVM_REQ_MIGRATE_TIMER, &vcpu->requests))
4472 __kvm_migrate_timers(vcpu);
4473 if (test_and_clear_bit(KVM_REQ_KVMCLOCK_UPDATE, &vcpu->requests))
4474 kvm_write_guest_time(vcpu);
4475 if (test_and_clear_bit(KVM_REQ_MMU_SYNC, &vcpu->requests))
4476 kvm_mmu_sync_roots(vcpu);
4477 if (test_and_clear_bit(KVM_REQ_TLB_FLUSH, &vcpu->requests))
4478 kvm_x86_ops->tlb_flush(vcpu);
4479 if (test_and_clear_bit(KVM_REQ_REPORT_TPR_ACCESS,
4481 vcpu->run->exit_reason = KVM_EXIT_TPR_ACCESS;
4485 if (test_and_clear_bit(KVM_REQ_TRIPLE_FAULT, &vcpu->requests)) {
4486 vcpu->run->exit_reason = KVM_EXIT_SHUTDOWN;
4490 if (test_and_clear_bit(KVM_REQ_DEACTIVATE_FPU, &vcpu->requests)) {
4491 vcpu->fpu_active = 0;
4492 kvm_x86_ops->fpu_deactivate(vcpu);
4498 kvm_x86_ops->prepare_guest_switch(vcpu);
4499 if (vcpu->fpu_active)
4500 kvm_load_guest_fpu(vcpu);
4502 local_irq_disable();
4504 clear_bit(KVM_REQ_KICK, &vcpu->requests);
4505 smp_mb__after_clear_bit();
4507 if (vcpu->requests || need_resched() || signal_pending(current)) {
4508 set_bit(KVM_REQ_KICK, &vcpu->requests);
4515 inject_pending_event(vcpu);
4517 /* enable NMI/IRQ window open exits if needed */
4518 if (vcpu->arch.nmi_pending)
4519 kvm_x86_ops->enable_nmi_window(vcpu);
4520 else if (kvm_cpu_has_interrupt(vcpu) || req_int_win)
4521 kvm_x86_ops->enable_irq_window(vcpu);
4523 if (kvm_lapic_enabled(vcpu)) {
4524 update_cr8_intercept(vcpu);
4525 kvm_lapic_sync_to_vapic(vcpu);
4528 srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx);
4532 if (unlikely(vcpu->arch.switch_db_regs)) {
4534 set_debugreg(vcpu->arch.eff_db[0], 0);
4535 set_debugreg(vcpu->arch.eff_db[1], 1);
4536 set_debugreg(vcpu->arch.eff_db[2], 2);
4537 set_debugreg(vcpu->arch.eff_db[3], 3);
4540 trace_kvm_entry(vcpu->vcpu_id);
4541 kvm_x86_ops->run(vcpu);
4544 * If the guest has used debug registers, at least dr7
4545 * will be disabled while returning to the host.
4546 * If we don't have active breakpoints in the host, we don't
4547 * care about the messed up debug address registers. But if
4548 * we have some of them active, restore the old state.
4550 if (hw_breakpoint_active())
4551 hw_breakpoint_restore();
4553 set_bit(KVM_REQ_KICK, &vcpu->requests);
4559 * We must have an instruction between local_irq_enable() and
4560 * kvm_guest_exit(), so the timer interrupt isn't delayed by
4561 * the interrupt shadow. The stat.exits increment will do nicely.
4562 * But we need to prevent reordering, hence this barrier():
4570 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
4573 * Profile KVM exit RIPs:
4575 if (unlikely(prof_on == KVM_PROFILING)) {
4576 unsigned long rip = kvm_rip_read(vcpu);
4577 profile_hit(KVM_PROFILING, (void *)rip);
4581 kvm_lapic_sync_from_vapic(vcpu);
4583 r = kvm_x86_ops->handle_exit(vcpu);
4589 static int __vcpu_run(struct kvm_vcpu *vcpu)
4592 struct kvm *kvm = vcpu->kvm;
4594 if (unlikely(vcpu->arch.mp_state == KVM_MP_STATE_SIPI_RECEIVED)) {
4595 pr_debug("vcpu %d received sipi with vector # %x\n",
4596 vcpu->vcpu_id, vcpu->arch.sipi_vector);
4597 kvm_lapic_reset(vcpu);
4598 r = kvm_arch_vcpu_reset(vcpu);
4601 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
4604 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
4609 if (vcpu->arch.mp_state == KVM_MP_STATE_RUNNABLE)
4610 r = vcpu_enter_guest(vcpu);
4612 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
4613 kvm_vcpu_block(vcpu);
4614 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
4615 if (test_and_clear_bit(KVM_REQ_UNHALT, &vcpu->requests))
4617 switch(vcpu->arch.mp_state) {
4618 case KVM_MP_STATE_HALTED:
4619 vcpu->arch.mp_state =
4620 KVM_MP_STATE_RUNNABLE;
4621 case KVM_MP_STATE_RUNNABLE:
4623 case KVM_MP_STATE_SIPI_RECEIVED:
4634 clear_bit(KVM_REQ_PENDING_TIMER, &vcpu->requests);
4635 if (kvm_cpu_has_pending_timer(vcpu))
4636 kvm_inject_pending_timer_irqs(vcpu);
4638 if (dm_request_for_irq_injection(vcpu)) {
4640 vcpu->run->exit_reason = KVM_EXIT_INTR;
4641 ++vcpu->stat.request_irq_exits;
4643 if (signal_pending(current)) {
4645 vcpu->run->exit_reason = KVM_EXIT_INTR;
4646 ++vcpu->stat.signal_exits;
4648 if (need_resched()) {
4649 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
4651 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
4655 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
4662 int kvm_arch_vcpu_ioctl_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
4669 if (vcpu->sigset_active)
4670 sigprocmask(SIG_SETMASK, &vcpu->sigset, &sigsaved);
4672 if (unlikely(vcpu->arch.mp_state == KVM_MP_STATE_UNINITIALIZED)) {
4673 kvm_vcpu_block(vcpu);
4674 clear_bit(KVM_REQ_UNHALT, &vcpu->requests);
4679 /* re-sync apic's tpr */
4680 if (!irqchip_in_kernel(vcpu->kvm))
4681 kvm_set_cr8(vcpu, kvm_run->cr8);
4683 if (vcpu->arch.pio.count || vcpu->mmio_needed ||
4684 vcpu->arch.emulate_ctxt.restart) {
4685 if (vcpu->mmio_needed) {
4686 memcpy(vcpu->mmio_data, kvm_run->mmio.data, 8);
4687 vcpu->mmio_read_completed = 1;
4688 vcpu->mmio_needed = 0;
4690 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
4691 r = emulate_instruction(vcpu, 0, 0, EMULTYPE_NO_DECODE);
4692 srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx);
4693 if (r == EMULATE_DO_MMIO) {
4698 if (kvm_run->exit_reason == KVM_EXIT_HYPERCALL)
4699 kvm_register_write(vcpu, VCPU_REGS_RAX,
4700 kvm_run->hypercall.ret);
4702 r = __vcpu_run(vcpu);
4705 post_kvm_run_save(vcpu);
4706 if (vcpu->sigset_active)
4707 sigprocmask(SIG_SETMASK, &sigsaved, NULL);
4713 int kvm_arch_vcpu_ioctl_get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
4717 regs->rax = kvm_register_read(vcpu, VCPU_REGS_RAX);
4718 regs->rbx = kvm_register_read(vcpu, VCPU_REGS_RBX);
4719 regs->rcx = kvm_register_read(vcpu, VCPU_REGS_RCX);
4720 regs->rdx = kvm_register_read(vcpu, VCPU_REGS_RDX);
4721 regs->rsi = kvm_register_read(vcpu, VCPU_REGS_RSI);
4722 regs->rdi = kvm_register_read(vcpu, VCPU_REGS_RDI);
4723 regs->rsp = kvm_register_read(vcpu, VCPU_REGS_RSP);
4724 regs->rbp = kvm_register_read(vcpu, VCPU_REGS_RBP);
4725 #ifdef CONFIG_X86_64
4726 regs->r8 = kvm_register_read(vcpu, VCPU_REGS_R8);
4727 regs->r9 = kvm_register_read(vcpu, VCPU_REGS_R9);
4728 regs->r10 = kvm_register_read(vcpu, VCPU_REGS_R10);
4729 regs->r11 = kvm_register_read(vcpu, VCPU_REGS_R11);
4730 regs->r12 = kvm_register_read(vcpu, VCPU_REGS_R12);
4731 regs->r13 = kvm_register_read(vcpu, VCPU_REGS_R13);
4732 regs->r14 = kvm_register_read(vcpu, VCPU_REGS_R14);
4733 regs->r15 = kvm_register_read(vcpu, VCPU_REGS_R15);
4736 regs->rip = kvm_rip_read(vcpu);
4737 regs->rflags = kvm_get_rflags(vcpu);
4744 int kvm_arch_vcpu_ioctl_set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
4748 kvm_register_write(vcpu, VCPU_REGS_RAX, regs->rax);
4749 kvm_register_write(vcpu, VCPU_REGS_RBX, regs->rbx);
4750 kvm_register_write(vcpu, VCPU_REGS_RCX, regs->rcx);
4751 kvm_register_write(vcpu, VCPU_REGS_RDX, regs->rdx);
4752 kvm_register_write(vcpu, VCPU_REGS_RSI, regs->rsi);
4753 kvm_register_write(vcpu, VCPU_REGS_RDI, regs->rdi);
4754 kvm_register_write(vcpu, VCPU_REGS_RSP, regs->rsp);
4755 kvm_register_write(vcpu, VCPU_REGS_RBP, regs->rbp);
4756 #ifdef CONFIG_X86_64
4757 kvm_register_write(vcpu, VCPU_REGS_R8, regs->r8);
4758 kvm_register_write(vcpu, VCPU_REGS_R9, regs->r9);
4759 kvm_register_write(vcpu, VCPU_REGS_R10, regs->r10);
4760 kvm_register_write(vcpu, VCPU_REGS_R11, regs->r11);
4761 kvm_register_write(vcpu, VCPU_REGS_R12, regs->r12);
4762 kvm_register_write(vcpu, VCPU_REGS_R13, regs->r13);
4763 kvm_register_write(vcpu, VCPU_REGS_R14, regs->r14);
4764 kvm_register_write(vcpu, VCPU_REGS_R15, regs->r15);
4767 kvm_rip_write(vcpu, regs->rip);
4768 kvm_set_rflags(vcpu, regs->rflags);
4770 vcpu->arch.exception.pending = false;
4777 void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l)
4779 struct kvm_segment cs;
4781 kvm_get_segment(vcpu, &cs, VCPU_SREG_CS);
4785 EXPORT_SYMBOL_GPL(kvm_get_cs_db_l_bits);
4787 int kvm_arch_vcpu_ioctl_get_sregs(struct kvm_vcpu *vcpu,
4788 struct kvm_sregs *sregs)
4794 kvm_get_segment(vcpu, &sregs->cs, VCPU_SREG_CS);
4795 kvm_get_segment(vcpu, &sregs->ds, VCPU_SREG_DS);
4796 kvm_get_segment(vcpu, &sregs->es, VCPU_SREG_ES);
4797 kvm_get_segment(vcpu, &sregs->fs, VCPU_SREG_FS);
4798 kvm_get_segment(vcpu, &sregs->gs, VCPU_SREG_GS);
4799 kvm_get_segment(vcpu, &sregs->ss, VCPU_SREG_SS);
4801 kvm_get_segment(vcpu, &sregs->tr, VCPU_SREG_TR);
4802 kvm_get_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR);
4804 kvm_x86_ops->get_idt(vcpu, &dt);
4805 sregs->idt.limit = dt.size;
4806 sregs->idt.base = dt.address;
4807 kvm_x86_ops->get_gdt(vcpu, &dt);
4808 sregs->gdt.limit = dt.size;
4809 sregs->gdt.base = dt.address;
4811 sregs->cr0 = kvm_read_cr0(vcpu);
4812 sregs->cr2 = vcpu->arch.cr2;
4813 sregs->cr3 = vcpu->arch.cr3;
4814 sregs->cr4 = kvm_read_cr4(vcpu);
4815 sregs->cr8 = kvm_get_cr8(vcpu);
4816 sregs->efer = vcpu->arch.efer;
4817 sregs->apic_base = kvm_get_apic_base(vcpu);
4819 memset(sregs->interrupt_bitmap, 0, sizeof sregs->interrupt_bitmap);
4821 if (vcpu->arch.interrupt.pending && !vcpu->arch.interrupt.soft)
4822 set_bit(vcpu->arch.interrupt.nr,
4823 (unsigned long *)sregs->interrupt_bitmap);
4830 int kvm_arch_vcpu_ioctl_get_mpstate(struct kvm_vcpu *vcpu,
4831 struct kvm_mp_state *mp_state)
4834 mp_state->mp_state = vcpu->arch.mp_state;
4839 int kvm_arch_vcpu_ioctl_set_mpstate(struct kvm_vcpu *vcpu,
4840 struct kvm_mp_state *mp_state)
4843 vcpu->arch.mp_state = mp_state->mp_state;
4848 int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int reason,
4849 bool has_error_code, u32 error_code)
4851 int cs_db, cs_l, ret;
4852 cache_all_regs(vcpu);
4854 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
4856 vcpu->arch.emulate_ctxt.vcpu = vcpu;
4857 vcpu->arch.emulate_ctxt.eflags = kvm_x86_ops->get_rflags(vcpu);
4858 vcpu->arch.emulate_ctxt.eip = kvm_rip_read(vcpu);
4859 vcpu->arch.emulate_ctxt.mode =
4860 (!is_protmode(vcpu)) ? X86EMUL_MODE_REAL :
4861 (vcpu->arch.emulate_ctxt.eflags & X86_EFLAGS_VM)
4862 ? X86EMUL_MODE_VM86 : cs_l
4863 ? X86EMUL_MODE_PROT64 : cs_db
4864 ? X86EMUL_MODE_PROT32 : X86EMUL_MODE_PROT16;
4866 ret = emulator_task_switch(&vcpu->arch.emulate_ctxt, &emulate_ops,
4867 tss_selector, reason, has_error_code,
4871 return EMULATE_FAIL;
4873 kvm_x86_ops->set_rflags(vcpu, vcpu->arch.emulate_ctxt.eflags);
4874 return EMULATE_DONE;
4876 EXPORT_SYMBOL_GPL(kvm_task_switch);
4878 int kvm_arch_vcpu_ioctl_set_sregs(struct kvm_vcpu *vcpu,
4879 struct kvm_sregs *sregs)
4881 int mmu_reset_needed = 0;
4882 int pending_vec, max_bits;
4887 dt.size = sregs->idt.limit;
4888 dt.address = sregs->idt.base;
4889 kvm_x86_ops->set_idt(vcpu, &dt);
4890 dt.size = sregs->gdt.limit;
4891 dt.address = sregs->gdt.base;
4892 kvm_x86_ops->set_gdt(vcpu, &dt);
4894 vcpu->arch.cr2 = sregs->cr2;
4895 mmu_reset_needed |= vcpu->arch.cr3 != sregs->cr3;
4896 vcpu->arch.cr3 = sregs->cr3;
4898 kvm_set_cr8(vcpu, sregs->cr8);
4900 mmu_reset_needed |= vcpu->arch.efer != sregs->efer;
4901 kvm_x86_ops->set_efer(vcpu, sregs->efer);
4902 kvm_set_apic_base(vcpu, sregs->apic_base);
4904 mmu_reset_needed |= kvm_read_cr0(vcpu) != sregs->cr0;
4905 kvm_x86_ops->set_cr0(vcpu, sregs->cr0);
4906 vcpu->arch.cr0 = sregs->cr0;
4908 mmu_reset_needed |= kvm_read_cr4(vcpu) != sregs->cr4;
4909 kvm_x86_ops->set_cr4(vcpu, sregs->cr4);
4910 if (!is_long_mode(vcpu) && is_pae(vcpu)) {
4911 load_pdptrs(vcpu, vcpu->arch.cr3);
4912 mmu_reset_needed = 1;
4915 if (mmu_reset_needed)
4916 kvm_mmu_reset_context(vcpu);
4918 max_bits = (sizeof sregs->interrupt_bitmap) << 3;
4919 pending_vec = find_first_bit(
4920 (const unsigned long *)sregs->interrupt_bitmap, max_bits);
4921 if (pending_vec < max_bits) {
4922 kvm_queue_interrupt(vcpu, pending_vec, false);
4923 pr_debug("Set back pending irq %d\n", pending_vec);
4924 if (irqchip_in_kernel(vcpu->kvm))
4925 kvm_pic_clear_isr_ack(vcpu->kvm);
4928 kvm_set_segment(vcpu, &sregs->cs, VCPU_SREG_CS);
4929 kvm_set_segment(vcpu, &sregs->ds, VCPU_SREG_DS);
4930 kvm_set_segment(vcpu, &sregs->es, VCPU_SREG_ES);
4931 kvm_set_segment(vcpu, &sregs->fs, VCPU_SREG_FS);
4932 kvm_set_segment(vcpu, &sregs->gs, VCPU_SREG_GS);
4933 kvm_set_segment(vcpu, &sregs->ss, VCPU_SREG_SS);
4935 kvm_set_segment(vcpu, &sregs->tr, VCPU_SREG_TR);
4936 kvm_set_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR);
4938 update_cr8_intercept(vcpu);
4940 /* Older userspace won't unhalt the vcpu on reset. */
4941 if (kvm_vcpu_is_bsp(vcpu) && kvm_rip_read(vcpu) == 0xfff0 &&
4942 sregs->cs.selector == 0xf000 && sregs->cs.base == 0xffff0000 &&
4944 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
4951 int kvm_arch_vcpu_ioctl_set_guest_debug(struct kvm_vcpu *vcpu,
4952 struct kvm_guest_debug *dbg)
4954 unsigned long rflags;
4959 if (dbg->control & (KVM_GUESTDBG_INJECT_DB | KVM_GUESTDBG_INJECT_BP)) {
4961 if (vcpu->arch.exception.pending)
4963 if (dbg->control & KVM_GUESTDBG_INJECT_DB)
4964 kvm_queue_exception(vcpu, DB_VECTOR);
4966 kvm_queue_exception(vcpu, BP_VECTOR);
4970 * Read rflags as long as potentially injected trace flags are still
4973 rflags = kvm_get_rflags(vcpu);
4975 vcpu->guest_debug = dbg->control;
4976 if (!(vcpu->guest_debug & KVM_GUESTDBG_ENABLE))
4977 vcpu->guest_debug = 0;
4979 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) {
4980 for (i = 0; i < KVM_NR_DB_REGS; ++i)
4981 vcpu->arch.eff_db[i] = dbg->arch.debugreg[i];
4982 vcpu->arch.switch_db_regs =
4983 (dbg->arch.debugreg[7] & DR7_BP_EN_MASK);
4985 for (i = 0; i < KVM_NR_DB_REGS; i++)
4986 vcpu->arch.eff_db[i] = vcpu->arch.db[i];
4987 vcpu->arch.switch_db_regs = (vcpu->arch.dr7 & DR7_BP_EN_MASK);
4990 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
4991 vcpu->arch.singlestep_rip = kvm_rip_read(vcpu) +
4992 get_segment_base(vcpu, VCPU_SREG_CS);
4995 * Trigger an rflags update that will inject or remove the trace
4998 kvm_set_rflags(vcpu, rflags);
5000 kvm_x86_ops->set_guest_debug(vcpu, dbg);
5011 * fxsave fpu state. Taken from x86_64/processor.h. To be killed when
5012 * we have asm/x86/processor.h
5023 u32 st_space[32]; /* 8*16 bytes for each FP-reg = 128 bytes */
5024 #ifdef CONFIG_X86_64
5025 u32 xmm_space[64]; /* 16*16 bytes for each XMM-reg = 256 bytes */
5027 u32 xmm_space[32]; /* 8*16 bytes for each XMM-reg = 128 bytes */
5032 * Translate a guest virtual address to a guest physical address.
5034 int kvm_arch_vcpu_ioctl_translate(struct kvm_vcpu *vcpu,
5035 struct kvm_translation *tr)
5037 unsigned long vaddr = tr->linear_address;
5042 idx = srcu_read_lock(&vcpu->kvm->srcu);
5043 gpa = kvm_mmu_gva_to_gpa_system(vcpu, vaddr, NULL);
5044 srcu_read_unlock(&vcpu->kvm->srcu, idx);
5045 tr->physical_address = gpa;
5046 tr->valid = gpa != UNMAPPED_GVA;
5054 int kvm_arch_vcpu_ioctl_get_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
5056 struct fxsave *fxsave = (struct fxsave *)&vcpu->arch.guest_fx_image;
5060 memcpy(fpu->fpr, fxsave->st_space, 128);
5061 fpu->fcw = fxsave->cwd;
5062 fpu->fsw = fxsave->swd;
5063 fpu->ftwx = fxsave->twd;
5064 fpu->last_opcode = fxsave->fop;
5065 fpu->last_ip = fxsave->rip;
5066 fpu->last_dp = fxsave->rdp;
5067 memcpy(fpu->xmm, fxsave->xmm_space, sizeof fxsave->xmm_space);
5074 int kvm_arch_vcpu_ioctl_set_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
5076 struct fxsave *fxsave = (struct fxsave *)&vcpu->arch.guest_fx_image;
5080 memcpy(fxsave->st_space, fpu->fpr, 128);
5081 fxsave->cwd = fpu->fcw;
5082 fxsave->swd = fpu->fsw;
5083 fxsave->twd = fpu->ftwx;
5084 fxsave->fop = fpu->last_opcode;
5085 fxsave->rip = fpu->last_ip;
5086 fxsave->rdp = fpu->last_dp;
5087 memcpy(fxsave->xmm_space, fpu->xmm, sizeof fxsave->xmm_space);
5094 void fx_init(struct kvm_vcpu *vcpu)
5096 unsigned after_mxcsr_mask;
5099 * Touch the fpu the first time in non atomic context as if
5100 * this is the first fpu instruction the exception handler
5101 * will fire before the instruction returns and it'll have to
5102 * allocate ram with GFP_KERNEL.
5105 kvm_fx_save(&vcpu->arch.host_fx_image);
5107 /* Initialize guest FPU by resetting ours and saving into guest's */
5109 kvm_fx_save(&vcpu->arch.host_fx_image);
5111 kvm_fx_save(&vcpu->arch.guest_fx_image);
5112 kvm_fx_restore(&vcpu->arch.host_fx_image);
5115 vcpu->arch.cr0 |= X86_CR0_ET;
5116 after_mxcsr_mask = offsetof(struct i387_fxsave_struct, st_space);
5117 vcpu->arch.guest_fx_image.mxcsr = 0x1f80;
5118 memset((void *)&vcpu->arch.guest_fx_image + after_mxcsr_mask,
5119 0, sizeof(struct i387_fxsave_struct) - after_mxcsr_mask);
5121 EXPORT_SYMBOL_GPL(fx_init);
5123 void kvm_load_guest_fpu(struct kvm_vcpu *vcpu)
5125 if (vcpu->guest_fpu_loaded)
5128 vcpu->guest_fpu_loaded = 1;
5129 kvm_fx_save(&vcpu->arch.host_fx_image);
5130 kvm_fx_restore(&vcpu->arch.guest_fx_image);
5134 void kvm_put_guest_fpu(struct kvm_vcpu *vcpu)
5136 if (!vcpu->guest_fpu_loaded)
5139 vcpu->guest_fpu_loaded = 0;
5140 kvm_fx_save(&vcpu->arch.guest_fx_image);
5141 kvm_fx_restore(&vcpu->arch.host_fx_image);
5142 ++vcpu->stat.fpu_reload;
5143 set_bit(KVM_REQ_DEACTIVATE_FPU, &vcpu->requests);
5147 void kvm_arch_vcpu_free(struct kvm_vcpu *vcpu)
5149 if (vcpu->arch.time_page) {
5150 kvm_release_page_dirty(vcpu->arch.time_page);
5151 vcpu->arch.time_page = NULL;
5154 kvm_x86_ops->vcpu_free(vcpu);
5157 struct kvm_vcpu *kvm_arch_vcpu_create(struct kvm *kvm,
5160 return kvm_x86_ops->vcpu_create(kvm, id);
5163 int kvm_arch_vcpu_setup(struct kvm_vcpu *vcpu)
5167 /* We do fxsave: this must be aligned. */
5168 BUG_ON((unsigned long)&vcpu->arch.host_fx_image & 0xF);
5170 vcpu->arch.mtrr_state.have_fixed = 1;
5172 r = kvm_arch_vcpu_reset(vcpu);
5174 r = kvm_mmu_setup(vcpu);
5181 kvm_x86_ops->vcpu_free(vcpu);
5185 void kvm_arch_vcpu_destroy(struct kvm_vcpu *vcpu)
5188 kvm_mmu_unload(vcpu);
5191 kvm_x86_ops->vcpu_free(vcpu);
5194 int kvm_arch_vcpu_reset(struct kvm_vcpu *vcpu)
5196 vcpu->arch.nmi_pending = false;
5197 vcpu->arch.nmi_injected = false;
5199 vcpu->arch.switch_db_regs = 0;
5200 memset(vcpu->arch.db, 0, sizeof(vcpu->arch.db));
5201 vcpu->arch.dr6 = DR6_FIXED_1;
5202 vcpu->arch.dr7 = DR7_FIXED_1;
5204 return kvm_x86_ops->vcpu_reset(vcpu);
5207 int kvm_arch_hardware_enable(void *garbage)
5210 * Since this may be called from a hotplug notifcation,
5211 * we can't get the CPU frequency directly.
5213 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) {
5214 int cpu = raw_smp_processor_id();
5215 per_cpu(cpu_tsc_khz, cpu) = 0;
5218 kvm_shared_msr_cpu_online();
5220 return kvm_x86_ops->hardware_enable(garbage);
5223 void kvm_arch_hardware_disable(void *garbage)
5225 kvm_x86_ops->hardware_disable(garbage);
5226 drop_user_return_notifiers(garbage);
5229 int kvm_arch_hardware_setup(void)
5231 return kvm_x86_ops->hardware_setup();
5234 void kvm_arch_hardware_unsetup(void)
5236 kvm_x86_ops->hardware_unsetup();
5239 void kvm_arch_check_processor_compat(void *rtn)
5241 kvm_x86_ops->check_processor_compatibility(rtn);
5244 int kvm_arch_vcpu_init(struct kvm_vcpu *vcpu)
5250 BUG_ON(vcpu->kvm == NULL);
5253 vcpu->arch.mmu.root_hpa = INVALID_PAGE;
5254 if (!irqchip_in_kernel(kvm) || kvm_vcpu_is_bsp(vcpu))
5255 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
5257 vcpu->arch.mp_state = KVM_MP_STATE_UNINITIALIZED;
5259 page = alloc_page(GFP_KERNEL | __GFP_ZERO);
5264 vcpu->arch.pio_data = page_address(page);
5266 r = kvm_mmu_create(vcpu);
5268 goto fail_free_pio_data;
5270 if (irqchip_in_kernel(kvm)) {
5271 r = kvm_create_lapic(vcpu);
5273 goto fail_mmu_destroy;
5276 vcpu->arch.mce_banks = kzalloc(KVM_MAX_MCE_BANKS * sizeof(u64) * 4,
5278 if (!vcpu->arch.mce_banks) {
5280 goto fail_free_lapic;
5282 vcpu->arch.mcg_cap = KVM_MAX_MCE_BANKS;
5286 kvm_free_lapic(vcpu);
5288 kvm_mmu_destroy(vcpu);
5290 free_page((unsigned long)vcpu->arch.pio_data);
5295 void kvm_arch_vcpu_uninit(struct kvm_vcpu *vcpu)
5299 kfree(vcpu->arch.mce_banks);
5300 kvm_free_lapic(vcpu);
5301 idx = srcu_read_lock(&vcpu->kvm->srcu);
5302 kvm_mmu_destroy(vcpu);
5303 srcu_read_unlock(&vcpu->kvm->srcu, idx);
5304 free_page((unsigned long)vcpu->arch.pio_data);
5307 struct kvm *kvm_arch_create_vm(void)
5309 struct kvm *kvm = kzalloc(sizeof(struct kvm), GFP_KERNEL);
5312 return ERR_PTR(-ENOMEM);
5314 kvm->arch.aliases = kzalloc(sizeof(struct kvm_mem_aliases), GFP_KERNEL);
5315 if (!kvm->arch.aliases) {
5317 return ERR_PTR(-ENOMEM);
5320 INIT_LIST_HEAD(&kvm->arch.active_mmu_pages);
5321 INIT_LIST_HEAD(&kvm->arch.assigned_dev_head);
5323 /* Reserve bit 0 of irq_sources_bitmap for userspace irq source */
5324 set_bit(KVM_USERSPACE_IRQ_SOURCE_ID, &kvm->arch.irq_sources_bitmap);
5326 rdtscll(kvm->arch.vm_init_tsc);
5331 static void kvm_unload_vcpu_mmu(struct kvm_vcpu *vcpu)
5334 kvm_mmu_unload(vcpu);
5338 static void kvm_free_vcpus(struct kvm *kvm)
5341 struct kvm_vcpu *vcpu;
5344 * Unpin any mmu pages first.
5346 kvm_for_each_vcpu(i, vcpu, kvm)
5347 kvm_unload_vcpu_mmu(vcpu);
5348 kvm_for_each_vcpu(i, vcpu, kvm)
5349 kvm_arch_vcpu_free(vcpu);
5351 mutex_lock(&kvm->lock);
5352 for (i = 0; i < atomic_read(&kvm->online_vcpus); i++)
5353 kvm->vcpus[i] = NULL;
5355 atomic_set(&kvm->online_vcpus, 0);
5356 mutex_unlock(&kvm->lock);
5359 void kvm_arch_sync_events(struct kvm *kvm)
5361 kvm_free_all_assigned_devices(kvm);
5364 void kvm_arch_destroy_vm(struct kvm *kvm)
5366 kvm_iommu_unmap_guest(kvm);
5368 kfree(kvm->arch.vpic);
5369 kfree(kvm->arch.vioapic);
5370 kvm_free_vcpus(kvm);
5371 kvm_free_physmem(kvm);
5372 if (kvm->arch.apic_access_page)
5373 put_page(kvm->arch.apic_access_page);
5374 if (kvm->arch.ept_identity_pagetable)
5375 put_page(kvm->arch.ept_identity_pagetable);
5376 cleanup_srcu_struct(&kvm->srcu);
5377 kfree(kvm->arch.aliases);
5381 int kvm_arch_prepare_memory_region(struct kvm *kvm,
5382 struct kvm_memory_slot *memslot,
5383 struct kvm_memory_slot old,
5384 struct kvm_userspace_memory_region *mem,
5387 int npages = memslot->npages;
5389 /*To keep backward compatibility with older userspace,
5390 *x86 needs to hanlde !user_alloc case.
5393 if (npages && !old.rmap) {
5394 unsigned long userspace_addr;
5396 down_write(¤t->mm->mmap_sem);
5397 userspace_addr = do_mmap(NULL, 0,
5399 PROT_READ | PROT_WRITE,
5400 MAP_PRIVATE | MAP_ANONYMOUS,
5402 up_write(¤t->mm->mmap_sem);
5404 if (IS_ERR((void *)userspace_addr))
5405 return PTR_ERR((void *)userspace_addr);
5407 memslot->userspace_addr = userspace_addr;
5415 void kvm_arch_commit_memory_region(struct kvm *kvm,
5416 struct kvm_userspace_memory_region *mem,
5417 struct kvm_memory_slot old,
5421 int npages = mem->memory_size >> PAGE_SHIFT;
5423 if (!user_alloc && !old.user_alloc && old.rmap && !npages) {
5426 down_write(¤t->mm->mmap_sem);
5427 ret = do_munmap(current->mm, old.userspace_addr,
5428 old.npages * PAGE_SIZE);
5429 up_write(¤t->mm->mmap_sem);
5432 "kvm_vm_ioctl_set_memory_region: "
5433 "failed to munmap memory\n");
5436 spin_lock(&kvm->mmu_lock);
5437 if (!kvm->arch.n_requested_mmu_pages) {
5438 unsigned int nr_mmu_pages = kvm_mmu_calculate_mmu_pages(kvm);
5439 kvm_mmu_change_mmu_pages(kvm, nr_mmu_pages);
5442 kvm_mmu_slot_remove_write_access(kvm, mem->slot);
5443 spin_unlock(&kvm->mmu_lock);
5446 void kvm_arch_flush_shadow(struct kvm *kvm)
5448 kvm_mmu_zap_all(kvm);
5449 kvm_reload_remote_mmus(kvm);
5452 int kvm_arch_vcpu_runnable(struct kvm_vcpu *vcpu)
5454 return vcpu->arch.mp_state == KVM_MP_STATE_RUNNABLE
5455 || vcpu->arch.mp_state == KVM_MP_STATE_SIPI_RECEIVED
5456 || vcpu->arch.nmi_pending ||
5457 (kvm_arch_interrupt_allowed(vcpu) &&
5458 kvm_cpu_has_interrupt(vcpu));
5461 void kvm_vcpu_kick(struct kvm_vcpu *vcpu)
5464 int cpu = vcpu->cpu;
5466 if (waitqueue_active(&vcpu->wq)) {
5467 wake_up_interruptible(&vcpu->wq);
5468 ++vcpu->stat.halt_wakeup;
5472 if (cpu != me && (unsigned)cpu < nr_cpu_ids && cpu_online(cpu))
5473 if (!test_and_set_bit(KVM_REQ_KICK, &vcpu->requests))
5474 smp_send_reschedule(cpu);
5478 int kvm_arch_interrupt_allowed(struct kvm_vcpu *vcpu)
5480 return kvm_x86_ops->interrupt_allowed(vcpu);
5483 bool kvm_is_linear_rip(struct kvm_vcpu *vcpu, unsigned long linear_rip)
5485 unsigned long current_rip = kvm_rip_read(vcpu) +
5486 get_segment_base(vcpu, VCPU_SREG_CS);
5488 return current_rip == linear_rip;
5490 EXPORT_SYMBOL_GPL(kvm_is_linear_rip);
5492 unsigned long kvm_get_rflags(struct kvm_vcpu *vcpu)
5494 unsigned long rflags;
5496 rflags = kvm_x86_ops->get_rflags(vcpu);
5497 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
5498 rflags &= ~X86_EFLAGS_TF;
5501 EXPORT_SYMBOL_GPL(kvm_get_rflags);
5503 void kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
5505 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP &&
5506 kvm_is_linear_rip(vcpu, vcpu->arch.singlestep_rip))
5507 rflags |= X86_EFLAGS_TF;
5508 kvm_x86_ops->set_rflags(vcpu, rflags);
5510 EXPORT_SYMBOL_GPL(kvm_set_rflags);
5512 EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_exit);
5513 EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_inj_virq);
5514 EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_page_fault);
5515 EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_msr);
5516 EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_cr);
5517 EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmrun);
5518 EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit);
5519 EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit_inject);
5520 EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intr_vmexit);
5521 EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_invlpga);
5522 EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_skinit);
5523 EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intercepts);