SAFE public projects git trees. - safe/jmp/linux-2.6/blob - arch/blackfin/mach-bf533/boards/cm_bf533.c

   1 /*
   2  * File:         arch/blackfin/mach-bf533/boards/cm_bf533.c
   3  * Based on:     arch/blackfin/mach-bf533/boards/ezkit.c
   4  * Author:       Aidan Williams <aidan@nicta.com.au> Copyright 2005
   5  *
   6  * Created:      2005
   7  * Description:  Board description file
   8  *
   9  * Modified:
  10  *               Copyright 2004-2006 Analog Devices Inc.
  11  *
  12  * Bugs:         Enter bugs at http://blackfin.uclinux.org/
  13  *
  14  * This program is free software; you can redistribute it and/or modify
  15  * it under the terms of the GNU General Public License as published by
  16  * the Free Software Foundation; either version 2 of the License, or
  17  * (at your option) any later version.
  18  *
  19  * This program is distributed in the hope that it will be useful,
  20  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  21  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  22  * GNU General Public License for more details.
  23  *
  24  * You should have received a copy of the GNU General Public License
  25  * along with this program; if not, see the file COPYING, or write
  26  * to the Free Software Foundation, Inc.,
  27  * 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA
  28  */
  29
  30 #include <linux/device.h>
  31 #include <linux/platform_device.h>
  32 #include <linux/mtd/mtd.h>
  33 #include <linux/mtd/partitions.h>
  34 #include <linux/spi/spi.h>
  35 #include <linux/spi/flash.h>
  36 #if defined(CONFIG_USB_ISP1362_HCD) || defined(CONFIG_USB_ISP1362_HCD_MODULE)
  37 #include <linux/usb/isp1362.h>
  38 #endif
  39 #include <linux/irq.h>
  40 #include <asm/dma.h>
  41 #include <asm/bfin5xx_spi.h>
  42 #include <asm/portmux.h>
  43 #include <asm/dpmc.h>
  44
  45 /*
  46  * Name the Board for the /proc/cpuinfo
  47  */
  48 const char bfin_board_name[] = "Bluetechnix CM BF533";
  49
  50 #if defined(CONFIG_SPI_BFIN) || defined(CONFIG_SPI_BFIN_MODULE)
  51 /* all SPI peripherals info goes here */
  52 #if defined(CONFIG_MTD_M25P80) || defined(CONFIG_MTD_M25P80_MODULE)
  53 static struct mtd_partition bfin_spi_flash_partitions[] = {
  54         {
  55                 .name = "bootloader(spi)",
  56                 .size = 0x00020000,
  57                 .offset = 0,
  58                 .mask_flags = MTD_CAP_ROM
  59         }, {
  60                 .name = "linux kernel(spi)",
  61                 .size = 0xe0000,
  62                 .offset = 0x20000
  63         }, {
  64                 .name = "file system(spi)",
  65                 .size = 0x700000,
  66                 .offset = 0x00100000,
  67         }
  68 };
  69
  70 static struct flash_platform_data bfin_spi_flash_data = {
  71         .name = "m25p80",
  72         .parts = bfin_spi_flash_partitions,
  73         .nr_parts = ARRAY_SIZE(bfin_spi_flash_partitions),
  74         .type = "m25p64",
  75 };
  76
  77 /* SPI flash chip (m25p64) */
  78 static struct bfin5xx_spi_chip spi_flash_chip_info = {
  79         .enable_dma = 0,         /* use dma transfer with this chip*/
  80         .bits_per_word = 8,
  81 };
  82 #endif
  83
  84 /* SPI ADC chip */
  85 #if defined(CONFIG_SPI_ADC_BF533) || defined(CONFIG_SPI_ADC_BF533_MODULE)
  86 static struct bfin5xx_spi_chip spi_adc_chip_info = {
  87         .enable_dma = 1,         /* use dma transfer with this chip*/
  88         .bits_per_word = 16,
  89 };
  90 #endif
  91
  92 #if defined(CONFIG_SND_BLACKFIN_AD1836) || defined(CONFIG_SND_BLACKFIN_AD1836_MODULE)
  93 static struct bfin5xx_spi_chip ad1836_spi_chip_info = {
  94         .enable_dma = 0,
  95         .bits_per_word = 16,
  96 };
  97 #endif
  98
  99 #if defined(CONFIG_SPI_MMC) || defined(CONFIG_SPI_MMC_MODULE)
 100 static struct bfin5xx_spi_chip spi_mmc_chip_info = {
 101         .enable_dma = 1,
 102         .bits_per_word = 8,
 103 };
 104 #endif
 105
 106 static struct spi_board_info bfin_spi_board_info[] __initdata = {
 107 #if defined(CONFIG_MTD_M25P80) || defined(CONFIG_MTD_M25P80_MODULE)
 108         {
 109                 /* the modalias must be the same as spi device driver name */
 110                 .modalias = "m25p80",       /* Name of spi_driver for this device */
 111                 .max_speed_hz = 25000000,     /* max spi clock (SCK) speed in HZ */
 112                 .bus_num = 0,               /* Framework bus number */
 113                 .chip_select = 1,           /* Framework chip select. On STAMP537 it is SPISSEL1*/
 114                 .platform_data = &bfin_spi_flash_data,
 115                 .controller_data = &spi_flash_chip_info,
 116                 .mode = SPI_MODE_3,
 117         },
 118 #endif
 119
 120 #if defined(CONFIG_SPI_ADC_BF533) || defined(CONFIG_SPI_ADC_BF533_MODULE)
 121         {
 122                 .modalias = "bfin_spi_adc", /* Name of spi_driver for this device */
 123                 .max_speed_hz = 6250000,     /* max spi clock (SCK) speed in HZ */
 124                 .bus_num = 0,               /* Framework bus number */
 125                 .chip_select = 2,           /* Framework chip select. */
 126                 .platform_data = NULL,      /* No spi_driver specific config */
 127                 .controller_data = &spi_adc_chip_info,
 128         },
 129 #endif
 130
 131 #if defined(CONFIG_SND_BLACKFIN_AD1836) || defined(CONFIG_SND_BLACKFIN_AD1836_MODULE)
 132         {
 133                 .modalias = "ad1836-spi",
 134                 .max_speed_hz = 3125000,     /* max spi clock (SCK) speed in HZ */
 135                 .bus_num = 0,
 136                 .chip_select = CONFIG_SND_BLACKFIN_SPI_PFBIT,
 137                 .controller_data = &ad1836_spi_chip_info,
 138         },
 139 #endif
 140
 141 #if defined(CONFIG_SPI_MMC) || defined(CONFIG_SPI_MMC_MODULE)
 142         {
 143                 .modalias = "spi_mmc_dummy",
 144                 .max_speed_hz = 25000000,     /* max spi clock (SCK) speed in HZ */
 145                 .bus_num = 0,
 146                 .chip_select = 0,
 147                 .platform_data = NULL,
 148                 .controller_data = &spi_mmc_chip_info,
 149                 .mode = SPI_MODE_3,
 150         },
 151         {
 152                 .modalias = "spi_mmc",
 153                 .max_speed_hz = 25000000,     /* max spi clock (SCK) speed in HZ */
 154                 .bus_num = 0,
 155                 .chip_select = CONFIG_SPI_MMC_CS_CHAN,
 156                 .platform_data = NULL,
 157                 .controller_data = &spi_mmc_chip_info,
 158                 .mode = SPI_MODE_3,
 159         },
 160 #endif
 161 };
 162
 163 /* SPI (0) */
 164 static struct resource bfin_spi0_resource[] = {
 165         [0] = {
 166                 .start = SPI0_REGBASE,
 167                 .end   = SPI0_REGBASE + 0xFF,
 168                 .flags = IORESOURCE_MEM,
 169         },
 170         [1] = {
 171                 .start = CH_SPI,
 172                 .end   = CH_SPI,
 173                 .flags = IORESOURCE_IRQ,
 174         }
 175 };
 176
 177 /* SPI controller data */
 178 static struct bfin5xx_spi_master bfin_spi0_info = {
 179         .num_chipselect = 8,
 180         .enable_dma = 1,  /* master has the ability to do dma transfer */
 181         .pin_req = {P_SPI0_SCK, P_SPI0_MISO, P_SPI0_MOSI, 0},
 182 };
 183
 184 static struct platform_device bfin_spi0_device = {
 185         .name = "bfin-spi",
 186         .id = 0, /* Bus number */
 187         .num_resources = ARRAY_SIZE(bfin_spi0_resource),
 188         .resource = bfin_spi0_resource,
 189         .dev = {
 190                 .platform_data = &bfin_spi0_info, /* Passed to driver */
 191         },
 192 };
 193 #endif  /* spi master and devices */
 194
 195 #if defined(CONFIG_RTC_DRV_BFIN) || defined(CONFIG_RTC_DRV_BFIN_MODULE)
 196 static struct platform_device rtc_device = {
 197         .name = "rtc-bfin",
 198         .id   = -1,
 199 };
 200 #endif
 201
 202 #if defined(CONFIG_SMC91X) || defined(CONFIG_SMC91X_MODULE)
 203 static struct resource smc91x_resources[] = {
 204         {
 205                 .start = 0x20200300,
 206                 .end = 0x20200300 + 16,
 207                 .flags = IORESOURCE_MEM,
 208         }, {
 209                 .start = IRQ_PF0,
 210                 .end = IRQ_PF0,
 211                 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
 212         },
 213 };
 214 static struct platform_device smc91x_device = {
 215         .name = "smc91x",
 216         .id = 0,
 217         .num_resources = ARRAY_SIZE(smc91x_resources),
 218         .resource = smc91x_resources,
 219 };
 220 #endif
 221
 222 static struct resource bfin_gpios_resources = {
 223         .start = 0,
 224         .end   = MAX_BLACKFIN_GPIOS - 1,
 225         .flags = IORESOURCE_IRQ,
 226 };
 227
 228 static struct platform_device bfin_gpios_device = {
 229         .name = "simple-gpio",
 230         .id = -1,
 231         .num_resources = 1,
 232         .resource = &bfin_gpios_resources,
 233 };
 234
 235 #if defined(CONFIG_SERIAL_BFIN) || defined(CONFIG_SERIAL_BFIN_MODULE)
 236 static struct resource bfin_uart_resources[] = {
 237         {
 238                 .start = 0xFFC00400,
 239                 .end = 0xFFC004FF,
 240                 .flags = IORESOURCE_MEM,
 241         },
 242 };
 243
 244 static struct platform_device bfin_uart_device = {
 245         .name = "bfin-uart",
 246         .id = 1,
 247         .num_resources = ARRAY_SIZE(bfin_uart_resources),
 248         .resource = bfin_uart_resources,
 249 };
 250 #endif
 251
 252 #if defined(CONFIG_BFIN_SIR) || defined(CONFIG_BFIN_SIR_MODULE)
 253 #ifdef CONFIG_BFIN_SIR0
 254 static struct resource bfin_sir0_resources[] = {
 255         {
 256                 .start = 0xFFC00400,
 257                 .end = 0xFFC004FF,
 258                 .flags = IORESOURCE_MEM,
 259         },
 260         {
 261                 .start = IRQ_UART0_RX,
 262                 .end = IRQ_UART0_RX+1,
 263                 .flags = IORESOURCE_IRQ,
 264         },
 265         {
 266                 .start = CH_UART0_RX,
 267                 .end = CH_UART0_RX+1,
 268                 .flags = IORESOURCE_DMA,
 269         },
 270 };
 271
 272 static struct platform_device bfin_sir0_device = {
 273         .name = "bfin_sir",
 274         .id = 0,
 275         .num_resources = ARRAY_SIZE(bfin_sir0_resources),
 276         .resource = bfin_sir0_resources,
 277 };
 278 #endif
 279 #endif
 280
 281 #if defined(CONFIG_SERIAL_BFIN_SPORT) || defined(CONFIG_SERIAL_BFIN_SPORT_MODULE)
 282 static struct platform_device bfin_sport0_uart_device = {
 283         .name = "bfin-sport-uart",
 284         .id = 0,
 285 };
 286
 287 static struct platform_device bfin_sport1_uart_device = {
 288         .name = "bfin-sport-uart",
 289         .id = 1,
 290 };
 291 #endif
 292
 293 #if defined(CONFIG_USB_ISP1362_HCD) || defined(CONFIG_USB_ISP1362_HCD_MODULE)
 294 static struct resource isp1362_hcd_resources[] = {
 295         {
 296                 .start = 0x20308000,
 297                 .end = 0x20308000,
 298                 .flags = IORESOURCE_MEM,
 299         }, {
 300                 .start = 0x20308004,
 301                 .end = 0x20308004,
 302                 .flags = IORESOURCE_MEM,
 303         }, {
 304                 .start = IRQ_PF4,
 305                 .end = IRQ_PF4,
 306                 .flags = IORESOURCE_IRQ,
 307         },
 308 };
 309
 310 static struct isp1362_platform_data isp1362_priv = {
 311         .sel15Kres = 1,
 312         .clknotstop = 0,
 313         .oc_enable = 0,
 314         .int_act_high = 0,
 315         .int_edge_triggered = 0,
 316         .remote_wakeup_connected = 0,
 317         .no_power_switching = 1,
 318         .power_switching_mode = 0,
 319 };
 320
 321 static struct platform_device isp1362_hcd_device = {
 322         .name = "isp1362-hcd",
 323         .id = 0,
 324         .dev = {
 325                 .platform_data = &isp1362_priv,
 326         },
 327         .num_resources = ARRAY_SIZE(isp1362_hcd_resources),
 328         .resource = isp1362_hcd_resources,
 329 };
 330 #endif
 331
 332 static const unsigned int cclk_vlev_datasheet[] =
 333 {
 334         VRPAIR(VLEV_085, 250000000),
 335         VRPAIR(VLEV_090, 376000000),
 336         VRPAIR(VLEV_095, 426000000),
 337         VRPAIR(VLEV_100, 426000000),
 338         VRPAIR(VLEV_105, 476000000),
 339         VRPAIR(VLEV_110, 476000000),
 340         VRPAIR(VLEV_115, 476000000),
 341         VRPAIR(VLEV_120, 600000000),
 342         VRPAIR(VLEV_125, 600000000),
 343         VRPAIR(VLEV_130, 600000000),
 344 };
 345
 346 static struct bfin_dpmc_platform_data bfin_dmpc_vreg_data = {
 347         .tuple_tab = cclk_vlev_datasheet,
 348         .tabsize = ARRAY_SIZE(cclk_vlev_datasheet),
 349         .vr_settling_time = 25 /* us */,
 350 };
 351
 352 static struct platform_device bfin_dpmc = {
 353         .name = "bfin dpmc",
 354         .dev = {
 355                 .platform_data = &bfin_dmpc_vreg_data,
 356         },
 357 };
 358
 359 static struct platform_device *cm_bf533_devices[] __initdata = {
 360
 361         &bfin_dpmc,
 362
 363 #if defined(CONFIG_SERIAL_BFIN) || defined(CONFIG_SERIAL_BFIN_MODULE)
 364         &bfin_uart_device,
 365 #endif
 366
 367 #if defined(CONFIG_BFIN_SIR) || defined(CONFIG_BFIN_SIR_MODULE)
 368 #ifdef CONFIG_BFIN_SIR0
 369         &bfin_sir0_device,
 370 #endif
 371 #endif
 372
 373 #if defined(CONFIG_SERIAL_BFIN_SPORT) || defined(CONFIG_SERIAL_BFIN_SPORT_MODULE)
 374         &bfin_sport0_uart_device,
 375         &bfin_sport1_uart_device,
 376 #endif
 377
 378 #if defined(CONFIG_RTC_DRV_BFIN) || defined(CONFIG_RTC_DRV_BFIN_MODULE)
 379         &rtc_device,
 380 #endif
 381
 382 #if defined(CONFIG_USB_ISP1362_HCD) || defined(CONFIG_USB_ISP1362_HCD_MODULE)
 383         &isp1362_hcd_device,
 384 #endif
 385
 386 #if defined(CONFIG_SMC91X) || defined(CONFIG_SMC91X_MODULE)
 387         &smc91x_device,
 388 #endif
 389
 390 #if defined(CONFIG_SPI_BFIN) || defined(CONFIG_SPI_BFIN_MODULE)
 391         &bfin_spi0_device,
 392 #endif
 393
 394         &bfin_gpios_device,
 395 };
 396
 397 static int __init cm_bf533_init(void)
 398 {
 399         printk(KERN_INFO "%s(): registering device resources\n", __func__);
 400         platform_add_devices(cm_bf533_devices, ARRAY_SIZE(cm_bf533_devices));
 401 #if defined(CONFIG_SPI_BFIN) || defined(CONFIG_SPI_BFIN_MODULE)
 402         spi_register_board_info(bfin_spi_board_info, ARRAY_SIZE(bfin_spi_board_info));
 403 #endif
 404         return 0;
 405 }
 406
 407 arch_initcall(cm_bf533_init);