1 /* arch/arm/mach-msm/smd_private.h
3 * Copyright (C) 2007 Google, Inc.
4 * Copyright (c) 2007 QUALCOMM Incorporated
6 * This software is licensed under the terms of the GNU General Public
7 * License version 2, as published by the Free Software Foundation, and
8 * may be copied, distributed, and modified under those terms.
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
16 #ifndef _ARCH_ARM_MACH_MSM_MSM_SMD_PRIVATE_H_
17 #define _ARCH_ARM_MACH_MSM_MSM_SMD_PRIVATE_H_
19 #include <linux/platform_device.h>
20 #include <linux/spinlock.h>
21 #include <linux/list.h>
23 struct smem_heap_info {
26 unsigned heap_remaining;
30 struct smem_heap_entry {
37 struct smem_proc_comm {
48 #define VERSION_QDSP6 4
49 #define VERSION_APPS_SBL 6
50 #define VERSION_MODEM_SBL 7
51 #define VERSION_APPS 8
52 #define VERSION_MODEM 9
55 struct smem_proc_comm proc_comm[4];
57 struct smem_heap_info heap_info;
58 struct smem_heap_entry heap_toc[512];
61 #define SMSM_V1_SIZE (sizeof(unsigned) * 8)
62 #define SMSM_V2_SIZE (sizeof(unsigned) * 4)
64 #ifndef CONFIG_ARCH_MSM_SCORPION
65 struct smsm_interrupt_info {
66 uint32_t interrupt_mask;
67 uint32_t pending_interrupts;
68 uint32_t wakeup_reason;
71 #define DEM_MAX_PORT_NAME_LEN (20)
72 struct msm_dem_slave_data {
74 uint32_t interrupt_mask;
75 uint32_t resources_used;
78 uint32_t wakeup_reason;
79 uint32_t pending_interrupts;
82 char smd_port_name[DEM_MAX_PORT_NAME_LEN];
87 #define SZ_DIAG_ERR_MSG 0xC8
88 #define ID_DIAG_ERR_MSG SMEM_DIAG_ERR_MESSAGE
89 #define ID_SMD_CHANNELS SMEM_SMD_BASE_ID
90 #define ID_SHARED_STATE SMEM_SMSM_SHARED_STATE
91 #define ID_CH_ALLOC_TBL SMEM_CHANNEL_ALLOC_TBL
93 #define SMSM_INIT 0x00000001
94 #define SMSM_SMDINIT 0x00000008
95 #define SMSM_RPCINIT 0x00000020
96 #define SMSM_RESET 0x00000040
97 #define SMSM_RSA 0x00000080
98 #define SMSM_RUN 0x00000100
99 #define SMSM_PWRC 0x00000200
100 #define SMSM_TIMEWAIT 0x00000400
101 #define SMSM_TIMEINIT 0x00000800
102 #define SMSM_PWRC_EARLY_EXIT 0x00001000
103 #define SMSM_WFPI 0x00002000
104 #define SMSM_SLEEP 0x00004000
105 #define SMSM_SLEEPEXIT 0x00008000
106 #define SMSM_APPS_REBOOT 0x00020000
107 #define SMSM_SYSTEM_POWER_DOWN 0x00040000
108 #define SMSM_SYSTEM_REBOOT 0x00080000
109 #define SMSM_SYSTEM_DOWNLOAD 0x00100000
110 #define SMSM_PWRC_SUSPEND 0x00200000
111 #define SMSM_APPS_SHUTDOWN 0x00400000
112 #define SMSM_SMD_LOOPBACK 0x00800000
113 #define SMSM_RUN_QUIET 0x01000000
114 #define SMSM_MODEM_WAIT 0x02000000
115 #define SMSM_MODEM_BREAK 0x04000000
116 #define SMSM_MODEM_CONTINUE 0x08000000
117 #define SMSM_UNKNOWN 0x80000000
119 #define SMSM_WKUP_REASON_RPC 0x00000001
120 #define SMSM_WKUP_REASON_INT 0x00000002
121 #define SMSM_WKUP_REASON_GPIO 0x00000004
122 #define SMSM_WKUP_REASON_TIMER 0x00000008
123 #define SMSM_WKUP_REASON_ALARM 0x00000010
124 #define SMSM_WKUP_REASON_RESET 0x00000020
126 #ifndef CONFIG_ARCH_MSM_SCORPION
127 enum smsm_state_item {
129 SMSM_STATE_MODEM = 3,
133 enum smsm_state_item {
138 SMSM_STATE_MODEM_DEM,
139 SMSM_STATE_QDSP6_DEM,
140 SMSM_STATE_POWER_MASTER_DEM,
141 SMSM_STATE_TIME_MASTER_DEM,
146 void *smem_alloc(unsigned id, unsigned size);
147 int smsm_change_state(enum smsm_state_item item, uint32_t clear_mask, uint32_t set_mask);
148 uint32_t smsm_get_state(enum smsm_state_item item);
149 int smsm_set_sleep_duration(uint32_t delay);
150 void smsm_print_sleep_info(void);
152 #define SMEM_NUM_SMD_CHANNELS 64
158 SMEM_ALLOCATION_TABLE,
160 SMEM_HW_RESET_DETECT,
162 SMEM_DIAG_ERR_MESSAGE,
164 SMEM_MEMORY_BARRIER_LOCATION,
167 SMEM_AARM_PARTITION_TABLE,
168 SMEM_AARM_BAD_BLOCK_TABLE,
169 SMEM_RESERVE_BAD_BLOCKS,
171 SMEM_CHANNEL_ALLOC_TBL,
173 SMEM_SMEM_LOG_IDX = SMEM_SMD_BASE_ID + SMEM_NUM_SMD_CHANNELS,
174 SMEM_SMEM_LOG_EVENTS,
175 SMEM_SMEM_STATIC_LOG_IDX,
176 SMEM_SMEM_STATIC_LOG_EVENTS,
177 SMEM_SMEM_SLOW_CLOCK_SYNC,
178 SMEM_SMEM_SLOW_CLOCK_VALUE,
180 SMEM_SMSM_SHARED_STATE,
182 SMEM_SMSM_SLEEP_DELAY,
183 SMEM_SMSM_LIMIT_SLEEP,
184 SMEM_SLEEP_POWER_COLLAPSE_DISABLED,
185 SMEM_KEYPAD_KEYS_PRESSED,
186 SMEM_KEYPAD_STATE_UPDATED,
187 SMEM_KEYPAD_STATE_IDX,
190 SMEM_MDDI_HOST_DRIVER_STATE,
191 SMEM_MDDI_LCD_DISP_STATE,
193 SMEM_MARM_BOOT_SEGMENT_INFO,
194 SMEM_AARM_BOOT_SEGMENT_INFO,
196 SMEM_SCORPION_FREQUENCY,
199 SMEM_HS_SUSPEND_FILTER_INFO,
203 SMEM_VERSION_LAST = SMEM_VERSION_FIRST + 24,
204 SMEM_OSS_RRCASN1_BUF1,
205 SMEM_OSS_RRCASN1_BUF2,
210 SMEM_SMD_BLOCK_PORT_BASE_ID,
211 SMEM_SMD_BLOCK_PORT_PROC0_HEAP = SMEM_SMD_BLOCK_PORT_BASE_ID + SMEM_NUM_SMD_CHANNELS,
212 SMEM_SMD_BLOCK_PORT_PROC1_HEAP = SMEM_SMD_BLOCK_PORT_PROC0_HEAP + SMEM_NUM_SMD_CHANNELS,
213 SMEM_I2C_MUTEX = SMEM_SMD_BLOCK_PORT_PROC1_HEAP + SMEM_NUM_SMD_CHANNELS,
214 SMEM_SCLK_CONVERSION,
215 SMEM_SMD_SMSM_INTR_MUX,
216 SMEM_SMSM_CPU_INTR_MASK,
217 SMEM_APPS_DEM_SLAVE_DATA,
218 SMEM_QDSP6_DEM_SLAVE_DATA,
220 SMEM_CLKREGIM_SOURCES,
221 SMEM_SMD_FIFO_BASE_ID,
222 SMEM_USABLE_RAM_PARTITION_TABLE = SMEM_SMD_FIFO_BASE_ID + SMEM_NUM_SMD_CHANNELS,
223 SMEM_POWER_ON_STATUS_INFO,
225 SMEM_SMEM_LOG_POWER_IDX,
226 SMEM_SMEM_LOG_POWER_WRAP,
227 SMEM_SMEM_LOG_POWER_EVENTS,
229 SMEM_ERR_F3_TRACE_LOG,
234 #define SMD_SS_CLOSED 0x00000000
235 #define SMD_SS_OPENING 0x00000001
236 #define SMD_SS_OPENED 0x00000002
237 #define SMD_SS_FLUSHING 0x00000003
238 #define SMD_SS_CLOSING 0x00000004
239 #define SMD_SS_RESET 0x00000005
240 #define SMD_SS_RESET_OPENING 0x00000006
242 #define SMD_BUF_SIZE 8192
243 #define SMD_CHANNELS 64
245 #define SMD_HEADER_SIZE 20
247 struct smd_alloc_elm {
254 struct smd_half_channel {
262 unsigned char fSTATE;
263 unsigned char fUNUSED;
266 } __attribute__(( aligned(4), packed ));
268 struct smd_shared_v1 {
269 struct smd_half_channel ch0;
270 unsigned char data0[SMD_BUF_SIZE];
271 struct smd_half_channel ch1;
272 unsigned char data1[SMD_BUF_SIZE];
275 struct smd_shared_v2 {
276 struct smd_half_channel ch0;
277 struct smd_half_channel ch1;
281 volatile struct smd_half_channel *send;
282 volatile struct smd_half_channel *recv;
283 unsigned char *send_data;
284 unsigned char *recv_data;
288 unsigned current_packet;
291 struct list_head ch_list;
294 void (*notify)(void *priv, unsigned flags);
296 int (*read)(struct smd_channel *ch, void *data, int len);
297 int (*write)(struct smd_channel *ch, const void *data, int len);
298 int (*read_avail)(struct smd_channel *ch);
299 int (*write_avail)(struct smd_channel *ch);
301 void (*update_state)(struct smd_channel *ch);
303 void (*notify_other_cpu)(void);
307 struct platform_device pdev;
310 #define SMD_TYPE_MASK 0x0FF
311 #define SMD_TYPE_APPS_MODEM 0x000
312 #define SMD_TYPE_APPS_DSP 0x001
313 #define SMD_TYPE_MODEM_DSP 0x002
315 #define SMD_KIND_MASK 0xF00
316 #define SMD_KIND_UNKNOWN 0x000
317 #define SMD_KIND_STREAM 0x100
318 #define SMD_KIND_PACKET 0x200
320 extern struct list_head smd_ch_closed_list;
321 extern struct list_head smd_ch_list_modem;
322 extern struct list_head smd_ch_list_dsp;
324 extern spinlock_t smd_lock;
325 extern spinlock_t smem_lock;
327 void *smem_find(unsigned id, unsigned size);
328 void *smem_item(unsigned id, unsigned *size);
329 uint32_t raw_smsm_get_state(enum smsm_state_item item);
331 extern void msm_init_last_radio_log(struct module *);