[ARM] 5366/1: fix shared memory coherency with VIVT L1 + L2 caches