i915: Map status page cached for chips with GTT-based HWS location.
authorKeith Packard <keithp@keithp.com>
Wed, 15 Oct 2008 02:55:10 +0000 (19:55 -0700)
committerDave Airlie <airlied@linux.ie>
Fri, 17 Oct 2008 21:10:53 +0000 (07:10 +1000)
commitba1eb1d825fdef40f69871caf8e5842d00efbbc5
tree73b45769022788532ee169c270e2792a229b1a40
parent50aa253d820ad4577e2231202f2c8fd89f9dc4e6
i915: Map status page cached for chips with GTT-based HWS location.

This should improve performance by avoiding uncached reads by the CPU (the
point of having a status page), and may improve stability.  This patch only
affects G33, GM45 and G45 chips as those are the only ones using GTT-based
HWS mappings.

Signed-off-by: Keith Packard <keithp@keithp.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
drivers/gpu/drm/drm_agpsupport.c
drivers/gpu/drm/i915/i915_drv.h
drivers/gpu/drm/i915/i915_gem.c
include/drm/drmP.h