git://ftp.safe.ca / safe / jmp / linux-2.6 / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0ec734c) | patch
[MIPS] Added missing cases for rdhwr emulation
authorChris Dearman <chris@mips.com>
Mon, 8 May 2006 17:02:16 +0000 (18:02 +0100)
committerRalf Baechle <ralf@linux-mips.org>
Wed, 12 Mar 2008 14:14:40 +0000 (14:14 +0000)
commit1f5826bd0ed6c0abec3da28dfffb8d12f0c2cb81
tree734b934e846b902faf7d10d4ae104b27956eaeb0tree | snapshot
parent0ec734c2b8b005667ffdaef8610d1024630683b0commit | diff
[MIPS] Added missing cases for rdhwr emulation

Some of these are architecturally required for R2 processors so lets try
to be bit closer to the real thing.  This also provides access to the
CPU cycle timer, even on multiprocessors.  In that aspect its currently
bug compatible to what would happen on a R2-based SMP.

Signed-off-by: Chris Dearman <chris@mips.com>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/kernel/traps.c diff | blob | history
Full containers within linux kernel