2 * PCI Bus Services, see include/linux/pci.h for further explanation.
4 * Copyright 1993 -- 1997 Drew Eckhardt, Frederic Potter,
7 * Copyright 1997 -- 2000 Martin Mares <mj@ucw.cz>
10 #include <linux/kernel.h>
11 #include <linux/delay.h>
12 #include <linux/init.h>
13 #include <linux/pci.h>
15 #include <linux/module.h>
16 #include <linux/spinlock.h>
17 #include <linux/string.h>
18 #include <linux/log2.h>
19 #include <linux/pci-aspm.h>
20 #include <linux/pm_wakeup.h>
21 #include <linux/interrupt.h>
22 #include <asm/dma.h> /* isa_dma_bridge_buggy */
23 #include <linux/device.h>
24 #include <asm/setup.h>
27 const char *pci_power_names[] = {
28 "error", "D0", "D1", "D2", "D3hot", "D3cold", "unknown",
30 EXPORT_SYMBOL_GPL(pci_power_names);
32 unsigned int pci_pm_d3_delay;
34 static void pci_dev_d3_sleep(struct pci_dev *dev)
36 unsigned int delay = dev->d3_delay;
38 if (delay < pci_pm_d3_delay)
39 delay = pci_pm_d3_delay;
44 #ifdef CONFIG_PCI_DOMAINS
45 int pci_domains_supported = 1;
48 #define DEFAULT_CARDBUS_IO_SIZE (256)
49 #define DEFAULT_CARDBUS_MEM_SIZE (64*1024*1024)
50 /* pci=cbmemsize=nnM,cbiosize=nn can override this */
51 unsigned long pci_cardbus_io_size = DEFAULT_CARDBUS_IO_SIZE;
52 unsigned long pci_cardbus_mem_size = DEFAULT_CARDBUS_MEM_SIZE;
54 #define DEFAULT_HOTPLUG_IO_SIZE (256)
55 #define DEFAULT_HOTPLUG_MEM_SIZE (2*1024*1024)
56 /* pci=hpmemsize=nnM,hpiosize=nn can override this */
57 unsigned long pci_hotplug_io_size = DEFAULT_HOTPLUG_IO_SIZE;
58 unsigned long pci_hotplug_mem_size = DEFAULT_HOTPLUG_MEM_SIZE;
61 * The default CLS is used if arch didn't set CLS explicitly and not
62 * all pci devices agree on the same value. Arch can override either
63 * the dfl or actual value as it sees fit. Don't forget this is
64 * measured in 32-bit words, not bytes.
66 u8 pci_dfl_cache_line_size __devinitdata = L1_CACHE_BYTES >> 2;
67 u8 pci_cache_line_size;
70 * pci_bus_max_busnr - returns maximum PCI bus number of given bus' children
71 * @bus: pointer to PCI bus structure to search
73 * Given a PCI bus, returns the highest PCI bus number present in the set
74 * including the given PCI bus and its list of child PCI buses.
76 unsigned char pci_bus_max_busnr(struct pci_bus* bus)
78 struct list_head *tmp;
81 max = bus->subordinate;
82 list_for_each(tmp, &bus->children) {
83 n = pci_bus_max_busnr(pci_bus_b(tmp));
89 EXPORT_SYMBOL_GPL(pci_bus_max_busnr);
91 #ifdef CONFIG_HAS_IOMEM
92 void __iomem *pci_ioremap_bar(struct pci_dev *pdev, int bar)
95 * Make sure the BAR is actually a memory resource, not an IO resource
97 if (!(pci_resource_flags(pdev, bar) & IORESOURCE_MEM)) {
101 return ioremap_nocache(pci_resource_start(pdev, bar),
102 pci_resource_len(pdev, bar));
104 EXPORT_SYMBOL_GPL(pci_ioremap_bar);
109 * pci_max_busnr - returns maximum PCI bus number
111 * Returns the highest PCI bus number present in the system global list of
114 unsigned char __devinit
117 struct pci_bus *bus = NULL;
118 unsigned char max, n;
121 while ((bus = pci_find_next_bus(bus)) != NULL) {
122 n = pci_bus_max_busnr(bus);
131 #define PCI_FIND_CAP_TTL 48
133 static int __pci_find_next_cap_ttl(struct pci_bus *bus, unsigned int devfn,
134 u8 pos, int cap, int *ttl)
139 pci_bus_read_config_byte(bus, devfn, pos, &pos);
143 pci_bus_read_config_byte(bus, devfn, pos + PCI_CAP_LIST_ID,
149 pos += PCI_CAP_LIST_NEXT;
154 static int __pci_find_next_cap(struct pci_bus *bus, unsigned int devfn,
157 int ttl = PCI_FIND_CAP_TTL;
159 return __pci_find_next_cap_ttl(bus, devfn, pos, cap, &ttl);
162 int pci_find_next_capability(struct pci_dev *dev, u8 pos, int cap)
164 return __pci_find_next_cap(dev->bus, dev->devfn,
165 pos + PCI_CAP_LIST_NEXT, cap);
167 EXPORT_SYMBOL_GPL(pci_find_next_capability);
169 static int __pci_bus_find_cap_start(struct pci_bus *bus,
170 unsigned int devfn, u8 hdr_type)
174 pci_bus_read_config_word(bus, devfn, PCI_STATUS, &status);
175 if (!(status & PCI_STATUS_CAP_LIST))
179 case PCI_HEADER_TYPE_NORMAL:
180 case PCI_HEADER_TYPE_BRIDGE:
181 return PCI_CAPABILITY_LIST;
182 case PCI_HEADER_TYPE_CARDBUS:
183 return PCI_CB_CAPABILITY_LIST;
192 * pci_find_capability - query for devices' capabilities
193 * @dev: PCI device to query
194 * @cap: capability code
196 * Tell if a device supports a given PCI capability.
197 * Returns the address of the requested capability structure within the
198 * device's PCI configuration space or 0 in case the device does not
199 * support it. Possible values for @cap:
201 * %PCI_CAP_ID_PM Power Management
202 * %PCI_CAP_ID_AGP Accelerated Graphics Port
203 * %PCI_CAP_ID_VPD Vital Product Data
204 * %PCI_CAP_ID_SLOTID Slot Identification
205 * %PCI_CAP_ID_MSI Message Signalled Interrupts
206 * %PCI_CAP_ID_CHSWP CompactPCI HotSwap
207 * %PCI_CAP_ID_PCIX PCI-X
208 * %PCI_CAP_ID_EXP PCI Express
210 int pci_find_capability(struct pci_dev *dev, int cap)
214 pos = __pci_bus_find_cap_start(dev->bus, dev->devfn, dev->hdr_type);
216 pos = __pci_find_next_cap(dev->bus, dev->devfn, pos, cap);
222 * pci_bus_find_capability - query for devices' capabilities
223 * @bus: the PCI bus to query
224 * @devfn: PCI device to query
225 * @cap: capability code
227 * Like pci_find_capability() but works for pci devices that do not have a
228 * pci_dev structure set up yet.
230 * Returns the address of the requested capability structure within the
231 * device's PCI configuration space or 0 in case the device does not
234 int pci_bus_find_capability(struct pci_bus *bus, unsigned int devfn, int cap)
239 pci_bus_read_config_byte(bus, devfn, PCI_HEADER_TYPE, &hdr_type);
241 pos = __pci_bus_find_cap_start(bus, devfn, hdr_type & 0x7f);
243 pos = __pci_find_next_cap(bus, devfn, pos, cap);
249 * pci_find_ext_capability - Find an extended capability
250 * @dev: PCI device to query
251 * @cap: capability code
253 * Returns the address of the requested extended capability structure
254 * within the device's PCI configuration space or 0 if the device does
255 * not support it. Possible values for @cap:
257 * %PCI_EXT_CAP_ID_ERR Advanced Error Reporting
258 * %PCI_EXT_CAP_ID_VC Virtual Channel
259 * %PCI_EXT_CAP_ID_DSN Device Serial Number
260 * %PCI_EXT_CAP_ID_PWR Power Budgeting
262 int pci_find_ext_capability(struct pci_dev *dev, int cap)
266 int pos = PCI_CFG_SPACE_SIZE;
268 /* minimum 8 bytes per capability */
269 ttl = (PCI_CFG_SPACE_EXP_SIZE - PCI_CFG_SPACE_SIZE) / 8;
271 if (dev->cfg_size <= PCI_CFG_SPACE_SIZE)
274 if (pci_read_config_dword(dev, pos, &header) != PCIBIOS_SUCCESSFUL)
278 * If we have no capabilities, this is indicated by cap ID,
279 * cap version and next pointer all being 0.
285 if (PCI_EXT_CAP_ID(header) == cap)
288 pos = PCI_EXT_CAP_NEXT(header);
289 if (pos < PCI_CFG_SPACE_SIZE)
292 if (pci_read_config_dword(dev, pos, &header) != PCIBIOS_SUCCESSFUL)
298 EXPORT_SYMBOL_GPL(pci_find_ext_capability);
301 * pci_bus_find_ext_capability - find an extended capability
302 * @bus: the PCI bus to query
303 * @devfn: PCI device to query
304 * @cap: capability code
306 * Like pci_find_ext_capability() but works for pci devices that do not have a
307 * pci_dev structure set up yet.
309 * Returns the address of the requested capability structure within the
310 * device's PCI configuration space or 0 in case the device does not
313 int pci_bus_find_ext_capability(struct pci_bus *bus, unsigned int devfn,
318 int pos = PCI_CFG_SPACE_SIZE;
320 /* minimum 8 bytes per capability */
321 ttl = (PCI_CFG_SPACE_EXP_SIZE - PCI_CFG_SPACE_SIZE) / 8;
323 if (!pci_bus_read_config_dword(bus, devfn, pos, &header))
325 if (header == 0xffffffff || header == 0)
329 if (PCI_EXT_CAP_ID(header) == cap)
332 pos = PCI_EXT_CAP_NEXT(header);
333 if (pos < PCI_CFG_SPACE_SIZE)
336 if (!pci_bus_read_config_dword(bus, devfn, pos, &header))
343 static int __pci_find_next_ht_cap(struct pci_dev *dev, int pos, int ht_cap)
345 int rc, ttl = PCI_FIND_CAP_TTL;
348 if (ht_cap == HT_CAPTYPE_SLAVE || ht_cap == HT_CAPTYPE_HOST)
349 mask = HT_3BIT_CAP_MASK;
351 mask = HT_5BIT_CAP_MASK;
353 pos = __pci_find_next_cap_ttl(dev->bus, dev->devfn, pos,
354 PCI_CAP_ID_HT, &ttl);
356 rc = pci_read_config_byte(dev, pos + 3, &cap);
357 if (rc != PCIBIOS_SUCCESSFUL)
360 if ((cap & mask) == ht_cap)
363 pos = __pci_find_next_cap_ttl(dev->bus, dev->devfn,
364 pos + PCI_CAP_LIST_NEXT,
365 PCI_CAP_ID_HT, &ttl);
371 * pci_find_next_ht_capability - query a device's Hypertransport capabilities
372 * @dev: PCI device to query
373 * @pos: Position from which to continue searching
374 * @ht_cap: Hypertransport capability code
376 * To be used in conjunction with pci_find_ht_capability() to search for
377 * all capabilities matching @ht_cap. @pos should always be a value returned
378 * from pci_find_ht_capability().
380 * NB. To be 100% safe against broken PCI devices, the caller should take
381 * steps to avoid an infinite loop.
383 int pci_find_next_ht_capability(struct pci_dev *dev, int pos, int ht_cap)
385 return __pci_find_next_ht_cap(dev, pos + PCI_CAP_LIST_NEXT, ht_cap);
387 EXPORT_SYMBOL_GPL(pci_find_next_ht_capability);
390 * pci_find_ht_capability - query a device's Hypertransport capabilities
391 * @dev: PCI device to query
392 * @ht_cap: Hypertransport capability code
394 * Tell if a device supports a given Hypertransport capability.
395 * Returns an address within the device's PCI configuration space
396 * or 0 in case the device does not support the request capability.
397 * The address points to the PCI capability, of type PCI_CAP_ID_HT,
398 * which has a Hypertransport capability matching @ht_cap.
400 int pci_find_ht_capability(struct pci_dev *dev, int ht_cap)
404 pos = __pci_bus_find_cap_start(dev->bus, dev->devfn, dev->hdr_type);
406 pos = __pci_find_next_ht_cap(dev, pos, ht_cap);
410 EXPORT_SYMBOL_GPL(pci_find_ht_capability);
413 * pci_find_parent_resource - return resource region of parent bus of given region
414 * @dev: PCI device structure contains resources to be searched
415 * @res: child resource record for which parent is sought
417 * For given resource region of given device, return the resource
418 * region of parent bus the given region is contained in or where
419 * it should be allocated from.
422 pci_find_parent_resource(const struct pci_dev *dev, struct resource *res)
424 const struct pci_bus *bus = dev->bus;
426 struct resource *best = NULL;
428 for(i = 0; i < PCI_BUS_NUM_RESOURCES; i++) {
429 struct resource *r = bus->resource[i];
432 if (res->start && !(res->start >= r->start && res->end <= r->end))
433 continue; /* Not contained */
434 if ((res->flags ^ r->flags) & (IORESOURCE_IO | IORESOURCE_MEM))
435 continue; /* Wrong type */
436 if (!((res->flags ^ r->flags) & IORESOURCE_PREFETCH))
437 return r; /* Exact match */
438 /* We can't insert a non-prefetch resource inside a prefetchable parent .. */
439 if (r->flags & IORESOURCE_PREFETCH)
441 /* .. but we can put a prefetchable resource inside a non-prefetchable one */
449 * pci_restore_bars - restore a devices BAR values (e.g. after wake-up)
450 * @dev: PCI device to have its BARs restored
452 * Restore the BAR values for a given device, so as to make it
453 * accessible by its driver.
456 pci_restore_bars(struct pci_dev *dev)
460 for (i = 0; i < PCI_BRIDGE_RESOURCES; i++)
461 pci_update_resource(dev, i);
464 static struct pci_platform_pm_ops *pci_platform_pm;
466 int pci_set_platform_pm(struct pci_platform_pm_ops *ops)
468 if (!ops->is_manageable || !ops->set_state || !ops->choose_state
469 || !ops->sleep_wake || !ops->can_wakeup)
471 pci_platform_pm = ops;
475 static inline bool platform_pci_power_manageable(struct pci_dev *dev)
477 return pci_platform_pm ? pci_platform_pm->is_manageable(dev) : false;
480 static inline int platform_pci_set_power_state(struct pci_dev *dev,
483 return pci_platform_pm ? pci_platform_pm->set_state(dev, t) : -ENOSYS;
486 static inline pci_power_t platform_pci_choose_state(struct pci_dev *dev)
488 return pci_platform_pm ?
489 pci_platform_pm->choose_state(dev) : PCI_POWER_ERROR;
492 static inline bool platform_pci_can_wakeup(struct pci_dev *dev)
494 return pci_platform_pm ? pci_platform_pm->can_wakeup(dev) : false;
497 static inline int platform_pci_sleep_wake(struct pci_dev *dev, bool enable)
499 return pci_platform_pm ?
500 pci_platform_pm->sleep_wake(dev, enable) : -ENODEV;
504 * pci_raw_set_power_state - Use PCI PM registers to set the power state of
506 * @dev: PCI device to handle.
507 * @state: PCI power state (D0, D1, D2, D3hot) to put the device into.
510 * -EINVAL if the requested state is invalid.
511 * -EIO if device does not support PCI PM or its PM capabilities register has a
512 * wrong version, or device doesn't support the requested state.
513 * 0 if device already is in the requested state.
514 * 0 if device's power state has been successfully changed.
516 static int pci_raw_set_power_state(struct pci_dev *dev, pci_power_t state)
519 bool need_restore = false;
521 /* Check if we're already there */
522 if (dev->current_state == state)
528 if (state < PCI_D0 || state > PCI_D3hot)
531 /* Validate current state:
532 * Can enter D0 from any state, but if we can only go deeper
533 * to sleep if we're already in a low power state
535 if (state != PCI_D0 && dev->current_state <= PCI_D3cold
536 && dev->current_state > state) {
537 dev_err(&dev->dev, "invalid power transition "
538 "(from state %d to %d)\n", dev->current_state, state);
542 /* check if this device supports the desired state */
543 if ((state == PCI_D1 && !dev->d1_support)
544 || (state == PCI_D2 && !dev->d2_support))
547 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pmcsr);
549 /* If we're (effectively) in D3, force entire word to 0.
550 * This doesn't affect PME_Status, disables PME_En, and
551 * sets PowerState to 0.
553 switch (dev->current_state) {
557 pmcsr &= ~PCI_PM_CTRL_STATE_MASK;
562 case PCI_UNKNOWN: /* Boot-up */
563 if ((pmcsr & PCI_PM_CTRL_STATE_MASK) == PCI_D3hot
564 && !(pmcsr & PCI_PM_CTRL_NO_SOFT_RESET))
566 /* Fall-through: force to D0 */
572 /* enter specified state */
573 pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, pmcsr);
575 /* Mandatory power management transition delays */
576 /* see PCI PM 1.1 5.6.1 table 18 */
577 if (state == PCI_D3hot || dev->current_state == PCI_D3hot)
578 pci_dev_d3_sleep(dev);
579 else if (state == PCI_D2 || dev->current_state == PCI_D2)
580 udelay(PCI_PM_D2_DELAY);
582 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pmcsr);
583 dev->current_state = (pmcsr & PCI_PM_CTRL_STATE_MASK);
584 if (dev->current_state != state && printk_ratelimit())
585 dev_info(&dev->dev, "Refused to change power state, "
586 "currently in D%d\n", dev->current_state);
588 /* According to section 5.4.1 of the "PCI BUS POWER MANAGEMENT
589 * INTERFACE SPECIFICATION, REV. 1.2", a device transitioning
590 * from D3hot to D0 _may_ perform an internal reset, thereby
591 * going to "D0 Uninitialized" rather than "D0 Initialized".
592 * For example, at least some versions of the 3c905B and the
593 * 3c556B exhibit this behaviour.
595 * At least some laptop BIOSen (e.g. the Thinkpad T21) leave
596 * devices in a D3hot state at boot. Consequently, we need to
597 * restore at least the BARs so that the device will be
598 * accessible to its driver.
601 pci_restore_bars(dev);
604 pcie_aspm_pm_state_change(dev->bus->self);
610 * pci_update_current_state - Read PCI power state of given device from its
611 * PCI PM registers and cache it
612 * @dev: PCI device to handle.
613 * @state: State to cache in case the device doesn't have the PM capability
615 void pci_update_current_state(struct pci_dev *dev, pci_power_t state)
620 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pmcsr);
621 dev->current_state = (pmcsr & PCI_PM_CTRL_STATE_MASK);
623 dev->current_state = state;
628 * pci_platform_power_transition - Use platform to change device power state
629 * @dev: PCI device to handle.
630 * @state: State to put the device into.
632 static int pci_platform_power_transition(struct pci_dev *dev, pci_power_t state)
636 if (platform_pci_power_manageable(dev)) {
637 error = platform_pci_set_power_state(dev, state);
639 pci_update_current_state(dev, state);
642 /* Fall back to PCI_D0 if native PM is not supported */
644 dev->current_state = PCI_D0;
651 * __pci_start_power_transition - Start power transition of a PCI device
652 * @dev: PCI device to handle.
653 * @state: State to put the device into.
655 static void __pci_start_power_transition(struct pci_dev *dev, pci_power_t state)
658 pci_platform_power_transition(dev, PCI_D0);
662 * __pci_complete_power_transition - Complete power transition of a PCI device
663 * @dev: PCI device to handle.
664 * @state: State to put the device into.
666 * This function should not be called directly by device drivers.
668 int __pci_complete_power_transition(struct pci_dev *dev, pci_power_t state)
670 return state > PCI_D0 ?
671 pci_platform_power_transition(dev, state) : -EINVAL;
673 EXPORT_SYMBOL_GPL(__pci_complete_power_transition);
676 * pci_set_power_state - Set the power state of a PCI device
677 * @dev: PCI device to handle.
678 * @state: PCI power state (D0, D1, D2, D3hot) to put the device into.
680 * Transition a device to a new power state, using the platform firmware and/or
681 * the device's PCI PM registers.
684 * -EINVAL if the requested state is invalid.
685 * -EIO if device does not support PCI PM or its PM capabilities register has a
686 * wrong version, or device doesn't support the requested state.
687 * 0 if device already is in the requested state.
688 * 0 if device's power state has been successfully changed.
690 int pci_set_power_state(struct pci_dev *dev, pci_power_t state)
694 /* bound the state we're entering */
695 if (state > PCI_D3hot)
697 else if (state < PCI_D0)
699 else if ((state == PCI_D1 || state == PCI_D2) && pci_no_d1d2(dev))
701 * If the device or the parent bridge do not support PCI PM,
702 * ignore the request if we're doing anything other than putting
703 * it into D0 (which would only happen on boot).
707 /* Check if we're already there */
708 if (dev->current_state == state)
711 __pci_start_power_transition(dev, state);
713 /* This device is quirked not to be put into D3, so
714 don't put it in D3 */
715 if (state == PCI_D3hot && (dev->dev_flags & PCI_DEV_FLAGS_NO_D3))
718 error = pci_raw_set_power_state(dev, state);
720 if (!__pci_complete_power_transition(dev, state))
727 * pci_choose_state - Choose the power state of a PCI device
728 * @dev: PCI device to be suspended
729 * @state: target sleep state for the whole system. This is the value
730 * that is passed to suspend() function.
732 * Returns PCI power state suitable for given device and given system
736 pci_power_t pci_choose_state(struct pci_dev *dev, pm_message_t state)
740 if (!pci_find_capability(dev, PCI_CAP_ID_PM))
743 ret = platform_pci_choose_state(dev);
744 if (ret != PCI_POWER_ERROR)
747 switch (state.event) {
750 case PM_EVENT_FREEZE:
751 case PM_EVENT_PRETHAW:
752 /* REVISIT both freeze and pre-thaw "should" use D0 */
753 case PM_EVENT_SUSPEND:
754 case PM_EVENT_HIBERNATE:
757 dev_info(&dev->dev, "unrecognized suspend event %d\n",
764 EXPORT_SYMBOL(pci_choose_state);
766 #define PCI_EXP_SAVE_REGS 7
768 #define pcie_cap_has_devctl(type, flags) 1
769 #define pcie_cap_has_lnkctl(type, flags) \
770 ((flags & PCI_EXP_FLAGS_VERS) > 1 || \
771 (type == PCI_EXP_TYPE_ROOT_PORT || \
772 type == PCI_EXP_TYPE_ENDPOINT || \
773 type == PCI_EXP_TYPE_LEG_END))
774 #define pcie_cap_has_sltctl(type, flags) \
775 ((flags & PCI_EXP_FLAGS_VERS) > 1 || \
776 ((type == PCI_EXP_TYPE_ROOT_PORT) || \
777 (type == PCI_EXP_TYPE_DOWNSTREAM && \
778 (flags & PCI_EXP_FLAGS_SLOT))))
779 #define pcie_cap_has_rtctl(type, flags) \
780 ((flags & PCI_EXP_FLAGS_VERS) > 1 || \
781 (type == PCI_EXP_TYPE_ROOT_PORT || \
782 type == PCI_EXP_TYPE_RC_EC))
783 #define pcie_cap_has_devctl2(type, flags) \
784 ((flags & PCI_EXP_FLAGS_VERS) > 1)
785 #define pcie_cap_has_lnkctl2(type, flags) \
786 ((flags & PCI_EXP_FLAGS_VERS) > 1)
787 #define pcie_cap_has_sltctl2(type, flags) \
788 ((flags & PCI_EXP_FLAGS_VERS) > 1)
790 static int pci_save_pcie_state(struct pci_dev *dev)
793 struct pci_cap_saved_state *save_state;
797 pos = pci_pcie_cap(dev);
801 save_state = pci_find_saved_cap(dev, PCI_CAP_ID_EXP);
803 dev_err(&dev->dev, "buffer not found in %s\n", __func__);
806 cap = (u16 *)&save_state->data[0];
808 pci_read_config_word(dev, pos + PCI_EXP_FLAGS, &flags);
810 if (pcie_cap_has_devctl(dev->pcie_type, flags))
811 pci_read_config_word(dev, pos + PCI_EXP_DEVCTL, &cap[i++]);
812 if (pcie_cap_has_lnkctl(dev->pcie_type, flags))
813 pci_read_config_word(dev, pos + PCI_EXP_LNKCTL, &cap[i++]);
814 if (pcie_cap_has_sltctl(dev->pcie_type, flags))
815 pci_read_config_word(dev, pos + PCI_EXP_SLTCTL, &cap[i++]);
816 if (pcie_cap_has_rtctl(dev->pcie_type, flags))
817 pci_read_config_word(dev, pos + PCI_EXP_RTCTL, &cap[i++]);
818 if (pcie_cap_has_devctl2(dev->pcie_type, flags))
819 pci_read_config_word(dev, pos + PCI_EXP_DEVCTL2, &cap[i++]);
820 if (pcie_cap_has_lnkctl2(dev->pcie_type, flags))
821 pci_read_config_word(dev, pos + PCI_EXP_LNKCTL2, &cap[i++]);
822 if (pcie_cap_has_sltctl2(dev->pcie_type, flags))
823 pci_read_config_word(dev, pos + PCI_EXP_SLTCTL2, &cap[i++]);
828 static void pci_restore_pcie_state(struct pci_dev *dev)
831 struct pci_cap_saved_state *save_state;
835 save_state = pci_find_saved_cap(dev, PCI_CAP_ID_EXP);
836 pos = pci_find_capability(dev, PCI_CAP_ID_EXP);
837 if (!save_state || pos <= 0)
839 cap = (u16 *)&save_state->data[0];
841 pci_read_config_word(dev, pos + PCI_EXP_FLAGS, &flags);
843 if (pcie_cap_has_devctl(dev->pcie_type, flags))
844 pci_write_config_word(dev, pos + PCI_EXP_DEVCTL, cap[i++]);
845 if (pcie_cap_has_lnkctl(dev->pcie_type, flags))
846 pci_write_config_word(dev, pos + PCI_EXP_LNKCTL, cap[i++]);
847 if (pcie_cap_has_sltctl(dev->pcie_type, flags))
848 pci_write_config_word(dev, pos + PCI_EXP_SLTCTL, cap[i++]);
849 if (pcie_cap_has_rtctl(dev->pcie_type, flags))
850 pci_write_config_word(dev, pos + PCI_EXP_RTCTL, cap[i++]);
851 if (pcie_cap_has_devctl2(dev->pcie_type, flags))
852 pci_write_config_word(dev, pos + PCI_EXP_DEVCTL2, cap[i++]);
853 if (pcie_cap_has_lnkctl2(dev->pcie_type, flags))
854 pci_write_config_word(dev, pos + PCI_EXP_LNKCTL2, cap[i++]);
855 if (pcie_cap_has_sltctl2(dev->pcie_type, flags))
856 pci_write_config_word(dev, pos + PCI_EXP_SLTCTL2, cap[i++]);
860 static int pci_save_pcix_state(struct pci_dev *dev)
863 struct pci_cap_saved_state *save_state;
865 pos = pci_find_capability(dev, PCI_CAP_ID_PCIX);
869 save_state = pci_find_saved_cap(dev, PCI_CAP_ID_PCIX);
871 dev_err(&dev->dev, "buffer not found in %s\n", __func__);
875 pci_read_config_word(dev, pos + PCI_X_CMD, (u16 *)save_state->data);
880 static void pci_restore_pcix_state(struct pci_dev *dev)
883 struct pci_cap_saved_state *save_state;
886 save_state = pci_find_saved_cap(dev, PCI_CAP_ID_PCIX);
887 pos = pci_find_capability(dev, PCI_CAP_ID_PCIX);
888 if (!save_state || pos <= 0)
890 cap = (u16 *)&save_state->data[0];
892 pci_write_config_word(dev, pos + PCI_X_CMD, cap[i++]);
897 * pci_save_state - save the PCI configuration space of a device before suspending
898 * @dev: - PCI device that we're dealing with
901 pci_save_state(struct pci_dev *dev)
904 /* XXX: 100% dword access ok here? */
905 for (i = 0; i < 16; i++)
906 pci_read_config_dword(dev, i * 4, &dev->saved_config_space[i]);
907 dev->state_saved = true;
908 if ((i = pci_save_pcie_state(dev)) != 0)
910 if ((i = pci_save_pcix_state(dev)) != 0)
916 * pci_restore_state - Restore the saved state of a PCI device
917 * @dev: - PCI device that we're dealing with
920 pci_restore_state(struct pci_dev *dev)
925 if (!dev->state_saved)
928 /* PCI Express register must be restored first */
929 pci_restore_pcie_state(dev);
932 * The Base Address register should be programmed before the command
935 for (i = 15; i >= 0; i--) {
936 pci_read_config_dword(dev, i * 4, &val);
937 if (val != dev->saved_config_space[i]) {
938 dev_printk(KERN_DEBUG, &dev->dev, "restoring config "
939 "space at offset %#x (was %#x, writing %#x)\n",
940 i, val, (int)dev->saved_config_space[i]);
941 pci_write_config_dword(dev,i * 4,
942 dev->saved_config_space[i]);
945 pci_restore_pcix_state(dev);
946 pci_restore_msi_state(dev);
947 pci_restore_iov_state(dev);
949 dev->state_saved = false;
954 static int do_pci_enable_device(struct pci_dev *dev, int bars)
958 err = pci_set_power_state(dev, PCI_D0);
959 if (err < 0 && err != -EIO)
961 err = pcibios_enable_device(dev, bars);
964 pci_fixup_device(pci_fixup_enable, dev);
970 * pci_reenable_device - Resume abandoned device
971 * @dev: PCI device to be resumed
973 * Note this function is a backend of pci_default_resume and is not supposed
974 * to be called by normal code, write proper resume handler and use it instead.
976 int pci_reenable_device(struct pci_dev *dev)
978 if (pci_is_enabled(dev))
979 return do_pci_enable_device(dev, (1 << PCI_NUM_RESOURCES) - 1);
983 static int __pci_enable_device_flags(struct pci_dev *dev,
984 resource_size_t flags)
989 if (atomic_add_return(1, &dev->enable_cnt) > 1)
990 return 0; /* already enabled */
992 for (i = 0; i < DEVICE_COUNT_RESOURCE; i++)
993 if (dev->resource[i].flags & flags)
996 err = do_pci_enable_device(dev, bars);
998 atomic_dec(&dev->enable_cnt);
1003 * pci_enable_device_io - Initialize a device for use with IO space
1004 * @dev: PCI device to be initialized
1006 * Initialize device before it's used by a driver. Ask low-level code
1007 * to enable I/O resources. Wake up the device if it was suspended.
1008 * Beware, this function can fail.
1010 int pci_enable_device_io(struct pci_dev *dev)
1012 return __pci_enable_device_flags(dev, IORESOURCE_IO);
1016 * pci_enable_device_mem - Initialize a device for use with Memory space
1017 * @dev: PCI device to be initialized
1019 * Initialize device before it's used by a driver. Ask low-level code
1020 * to enable Memory resources. Wake up the device if it was suspended.
1021 * Beware, this function can fail.
1023 int pci_enable_device_mem(struct pci_dev *dev)
1025 return __pci_enable_device_flags(dev, IORESOURCE_MEM);
1029 * pci_enable_device - Initialize device before it's used by a driver.
1030 * @dev: PCI device to be initialized
1032 * Initialize device before it's used by a driver. Ask low-level code
1033 * to enable I/O and memory. Wake up the device if it was suspended.
1034 * Beware, this function can fail.
1036 * Note we don't actually enable the device many times if we call
1037 * this function repeatedly (we just increment the count).
1039 int pci_enable_device(struct pci_dev *dev)
1041 return __pci_enable_device_flags(dev, IORESOURCE_MEM | IORESOURCE_IO);
1045 * Managed PCI resources. This manages device on/off, intx/msi/msix
1046 * on/off and BAR regions. pci_dev itself records msi/msix status, so
1047 * there's no need to track it separately. pci_devres is initialized
1048 * when a device is enabled using managed PCI device enable interface.
1051 unsigned int enabled:1;
1052 unsigned int pinned:1;
1053 unsigned int orig_intx:1;
1054 unsigned int restore_intx:1;
1058 static void pcim_release(struct device *gendev, void *res)
1060 struct pci_dev *dev = container_of(gendev, struct pci_dev, dev);
1061 struct pci_devres *this = res;
1064 if (dev->msi_enabled)
1065 pci_disable_msi(dev);
1066 if (dev->msix_enabled)
1067 pci_disable_msix(dev);
1069 for (i = 0; i < DEVICE_COUNT_RESOURCE; i++)
1070 if (this->region_mask & (1 << i))
1071 pci_release_region(dev, i);
1073 if (this->restore_intx)
1074 pci_intx(dev, this->orig_intx);
1076 if (this->enabled && !this->pinned)
1077 pci_disable_device(dev);
1080 static struct pci_devres * get_pci_dr(struct pci_dev *pdev)
1082 struct pci_devres *dr, *new_dr;
1084 dr = devres_find(&pdev->dev, pcim_release, NULL, NULL);
1088 new_dr = devres_alloc(pcim_release, sizeof(*new_dr), GFP_KERNEL);
1091 return devres_get(&pdev->dev, new_dr, NULL, NULL);
1094 static struct pci_devres * find_pci_dr(struct pci_dev *pdev)
1096 if (pci_is_managed(pdev))
1097 return devres_find(&pdev->dev, pcim_release, NULL, NULL);
1102 * pcim_enable_device - Managed pci_enable_device()
1103 * @pdev: PCI device to be initialized
1105 * Managed pci_enable_device().
1107 int pcim_enable_device(struct pci_dev *pdev)
1109 struct pci_devres *dr;
1112 dr = get_pci_dr(pdev);
1118 rc = pci_enable_device(pdev);
1120 pdev->is_managed = 1;
1127 * pcim_pin_device - Pin managed PCI device
1128 * @pdev: PCI device to pin
1130 * Pin managed PCI device @pdev. Pinned device won't be disabled on
1131 * driver detach. @pdev must have been enabled with
1132 * pcim_enable_device().
1134 void pcim_pin_device(struct pci_dev *pdev)
1136 struct pci_devres *dr;
1138 dr = find_pci_dr(pdev);
1139 WARN_ON(!dr || !dr->enabled);
1145 * pcibios_disable_device - disable arch specific PCI resources for device dev
1146 * @dev: the PCI device to disable
1148 * Disables architecture specific PCI resources for the device. This
1149 * is the default implementation. Architecture implementations can
1152 void __attribute__ ((weak)) pcibios_disable_device (struct pci_dev *dev) {}
1154 static void do_pci_disable_device(struct pci_dev *dev)
1158 pci_read_config_word(dev, PCI_COMMAND, &pci_command);
1159 if (pci_command & PCI_COMMAND_MASTER) {
1160 pci_command &= ~PCI_COMMAND_MASTER;
1161 pci_write_config_word(dev, PCI_COMMAND, pci_command);
1164 pcibios_disable_device(dev);
1168 * pci_disable_enabled_device - Disable device without updating enable_cnt
1169 * @dev: PCI device to disable
1171 * NOTE: This function is a backend of PCI power management routines and is
1172 * not supposed to be called drivers.
1174 void pci_disable_enabled_device(struct pci_dev *dev)
1176 if (pci_is_enabled(dev))
1177 do_pci_disable_device(dev);
1181 * pci_disable_device - Disable PCI device after use
1182 * @dev: PCI device to be disabled
1184 * Signal to the system that the PCI device is not in use by the system
1185 * anymore. This only involves disabling PCI bus-mastering, if active.
1187 * Note we don't actually disable the device until all callers of
1188 * pci_device_enable() have called pci_device_disable().
1191 pci_disable_device(struct pci_dev *dev)
1193 struct pci_devres *dr;
1195 dr = find_pci_dr(dev);
1199 if (atomic_sub_return(1, &dev->enable_cnt) != 0)
1202 do_pci_disable_device(dev);
1204 dev->is_busmaster = 0;
1208 * pcibios_set_pcie_reset_state - set reset state for device dev
1209 * @dev: the PCIe device reset
1210 * @state: Reset state to enter into
1213 * Sets the PCIe reset state for the device. This is the default
1214 * implementation. Architecture implementations can override this.
1216 int __attribute__ ((weak)) pcibios_set_pcie_reset_state(struct pci_dev *dev,
1217 enum pcie_reset_state state)
1223 * pci_set_pcie_reset_state - set reset state for device dev
1224 * @dev: the PCIe device reset
1225 * @state: Reset state to enter into
1228 * Sets the PCI reset state for the device.
1230 int pci_set_pcie_reset_state(struct pci_dev *dev, enum pcie_reset_state state)
1232 return pcibios_set_pcie_reset_state(dev, state);
1236 * pci_pme_capable - check the capability of PCI device to generate PME#
1237 * @dev: PCI device to handle.
1238 * @state: PCI state from which device will issue PME#.
1240 bool pci_pme_capable(struct pci_dev *dev, pci_power_t state)
1245 return !!(dev->pme_support & (1 << state));
1249 * pci_pme_active - enable or disable PCI device's PME# function
1250 * @dev: PCI device to handle.
1251 * @enable: 'true' to enable PME# generation; 'false' to disable it.
1253 * The caller must verify that the device is capable of generating PME# before
1254 * calling this function with @enable equal to 'true'.
1256 void pci_pme_active(struct pci_dev *dev, bool enable)
1263 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pmcsr);
1264 /* Clear PME_Status by writing 1 to it and enable PME# */
1265 pmcsr |= PCI_PM_CTRL_PME_STATUS | PCI_PM_CTRL_PME_ENABLE;
1267 pmcsr &= ~PCI_PM_CTRL_PME_ENABLE;
1269 pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, pmcsr);
1271 dev_printk(KERN_DEBUG, &dev->dev, "PME# %s\n",
1272 enable ? "enabled" : "disabled");
1276 * pci_enable_wake - enable PCI device as wakeup event source
1277 * @dev: PCI device affected
1278 * @state: PCI state from which device will issue wakeup events
1279 * @enable: True to enable event generation; false to disable
1281 * This enables the device as a wakeup event source, or disables it.
1282 * When such events involves platform-specific hooks, those hooks are
1283 * called automatically by this routine.
1285 * Devices with legacy power management (no standard PCI PM capabilities)
1286 * always require such platform hooks.
1289 * 0 is returned on success
1290 * -EINVAL is returned if device is not supposed to wake up the system
1291 * Error code depending on the platform is returned if both the platform and
1292 * the native mechanism fail to enable the generation of wake-up events
1294 int pci_enable_wake(struct pci_dev *dev, pci_power_t state, bool enable)
1298 if (enable && !device_may_wakeup(&dev->dev))
1301 /* Don't do the same thing twice in a row for one device. */
1302 if (!!enable == !!dev->wakeup_prepared)
1306 * According to "PCI System Architecture" 4th ed. by Tom Shanley & Don
1307 * Anderson we should be doing PME# wake enable followed by ACPI wake
1308 * enable. To disable wake-up we call the platform first, for symmetry.
1314 if (pci_pme_capable(dev, state))
1315 pci_pme_active(dev, true);
1318 error = platform_pci_sleep_wake(dev, true);
1322 dev->wakeup_prepared = true;
1324 platform_pci_sleep_wake(dev, false);
1325 pci_pme_active(dev, false);
1326 dev->wakeup_prepared = false;
1333 * pci_wake_from_d3 - enable/disable device to wake up from D3_hot or D3_cold
1334 * @dev: PCI device to prepare
1335 * @enable: True to enable wake-up event generation; false to disable
1337 * Many drivers want the device to wake up the system from D3_hot or D3_cold
1338 * and this function allows them to set that up cleanly - pci_enable_wake()
1339 * should not be called twice in a row to enable wake-up due to PCI PM vs ACPI
1340 * ordering constraints.
1342 * This function only returns error code if the device is not capable of
1343 * generating PME# from both D3_hot and D3_cold, and the platform is unable to
1344 * enable wake-up power for it.
1346 int pci_wake_from_d3(struct pci_dev *dev, bool enable)
1348 return pci_pme_capable(dev, PCI_D3cold) ?
1349 pci_enable_wake(dev, PCI_D3cold, enable) :
1350 pci_enable_wake(dev, PCI_D3hot, enable);
1354 * pci_target_state - find an appropriate low power state for a given PCI dev
1357 * Use underlying platform code to find a supported low power state for @dev.
1358 * If the platform can't manage @dev, return the deepest state from which it
1359 * can generate wake events, based on any available PME info.
1361 pci_power_t pci_target_state(struct pci_dev *dev)
1363 pci_power_t target_state = PCI_D3hot;
1365 if (platform_pci_power_manageable(dev)) {
1367 * Call the platform to choose the target state of the device
1368 * and enable wake-up from this state if supported.
1370 pci_power_t state = platform_pci_choose_state(dev);
1373 case PCI_POWER_ERROR:
1378 if (pci_no_d1d2(dev))
1381 target_state = state;
1383 } else if (!dev->pm_cap) {
1384 target_state = PCI_D0;
1385 } else if (device_may_wakeup(&dev->dev)) {
1387 * Find the deepest state from which the device can generate
1388 * wake-up events, make it the target state and enable device
1391 if (dev->pme_support) {
1393 && !(dev->pme_support & (1 << target_state)))
1398 return target_state;
1402 * pci_prepare_to_sleep - prepare PCI device for system-wide transition into a sleep state
1403 * @dev: Device to handle.
1405 * Choose the power state appropriate for the device depending on whether
1406 * it can wake up the system and/or is power manageable by the platform
1407 * (PCI_D3hot is the default) and put the device into that state.
1409 int pci_prepare_to_sleep(struct pci_dev *dev)
1411 pci_power_t target_state = pci_target_state(dev);
1414 if (target_state == PCI_POWER_ERROR)
1417 pci_enable_wake(dev, target_state, device_may_wakeup(&dev->dev));
1419 error = pci_set_power_state(dev, target_state);
1422 pci_enable_wake(dev, target_state, false);
1428 * pci_back_from_sleep - turn PCI device on during system-wide transition into working state
1429 * @dev: Device to handle.
1431 * Disable device's sytem wake-up capability and put it into D0.
1433 int pci_back_from_sleep(struct pci_dev *dev)
1435 pci_enable_wake(dev, PCI_D0, false);
1436 return pci_set_power_state(dev, PCI_D0);
1440 * pci_pm_init - Initialize PM functions of given PCI device
1441 * @dev: PCI device to handle.
1443 void pci_pm_init(struct pci_dev *dev)
1448 dev->wakeup_prepared = false;
1451 /* find PCI PM capability in list */
1452 pm = pci_find_capability(dev, PCI_CAP_ID_PM);
1455 /* Check device's ability to generate PME# */
1456 pci_read_config_word(dev, pm + PCI_PM_PMC, &pmc);
1458 if ((pmc & PCI_PM_CAP_VER_MASK) > 3) {
1459 dev_err(&dev->dev, "unsupported PM cap regs version (%u)\n",
1460 pmc & PCI_PM_CAP_VER_MASK);
1465 dev->d3_delay = PCI_PM_D3_WAIT;
1467 dev->d1_support = false;
1468 dev->d2_support = false;
1469 if (!pci_no_d1d2(dev)) {
1470 if (pmc & PCI_PM_CAP_D1)
1471 dev->d1_support = true;
1472 if (pmc & PCI_PM_CAP_D2)
1473 dev->d2_support = true;
1475 if (dev->d1_support || dev->d2_support)
1476 dev_printk(KERN_DEBUG, &dev->dev, "supports%s%s\n",
1477 dev->d1_support ? " D1" : "",
1478 dev->d2_support ? " D2" : "");
1481 pmc &= PCI_PM_CAP_PME_MASK;
1483 dev_printk(KERN_DEBUG, &dev->dev,
1484 "PME# supported from%s%s%s%s%s\n",
1485 (pmc & PCI_PM_CAP_PME_D0) ? " D0" : "",
1486 (pmc & PCI_PM_CAP_PME_D1) ? " D1" : "",
1487 (pmc & PCI_PM_CAP_PME_D2) ? " D2" : "",
1488 (pmc & PCI_PM_CAP_PME_D3) ? " D3hot" : "",
1489 (pmc & PCI_PM_CAP_PME_D3cold) ? " D3cold" : "");
1490 dev->pme_support = pmc >> PCI_PM_CAP_PME_SHIFT;
1492 * Make device's PM flags reflect the wake-up capability, but
1493 * let the user space enable it to wake up the system as needed.
1495 device_set_wakeup_capable(&dev->dev, true);
1496 device_set_wakeup_enable(&dev->dev, false);
1497 /* Disable the PME# generation functionality */
1498 pci_pme_active(dev, false);
1500 dev->pme_support = 0;
1505 * platform_pci_wakeup_init - init platform wakeup if present
1508 * Some devices don't have PCI PM caps but can still generate wakeup
1509 * events through platform methods (like ACPI events). If @dev supports
1510 * platform wakeup events, set the device flag to indicate as much. This
1511 * may be redundant if the device also supports PCI PM caps, but double
1512 * initialization should be safe in that case.
1514 void platform_pci_wakeup_init(struct pci_dev *dev)
1516 if (!platform_pci_can_wakeup(dev))
1519 device_set_wakeup_capable(&dev->dev, true);
1520 device_set_wakeup_enable(&dev->dev, false);
1521 platform_pci_sleep_wake(dev, false);
1525 * pci_add_save_buffer - allocate buffer for saving given capability registers
1526 * @dev: the PCI device
1527 * @cap: the capability to allocate the buffer for
1528 * @size: requested size of the buffer
1530 static int pci_add_cap_save_buffer(
1531 struct pci_dev *dev, char cap, unsigned int size)
1534 struct pci_cap_saved_state *save_state;
1536 pos = pci_find_capability(dev, cap);
1540 save_state = kzalloc(sizeof(*save_state) + size, GFP_KERNEL);
1544 save_state->cap_nr = cap;
1545 pci_add_saved_cap(dev, save_state);
1551 * pci_allocate_cap_save_buffers - allocate buffers for saving capabilities
1552 * @dev: the PCI device
1554 void pci_allocate_cap_save_buffers(struct pci_dev *dev)
1558 error = pci_add_cap_save_buffer(dev, PCI_CAP_ID_EXP,
1559 PCI_EXP_SAVE_REGS * sizeof(u16));
1562 "unable to preallocate PCI Express save buffer\n");
1564 error = pci_add_cap_save_buffer(dev, PCI_CAP_ID_PCIX, sizeof(u16));
1567 "unable to preallocate PCI-X save buffer\n");
1571 * pci_enable_ari - enable ARI forwarding if hardware support it
1572 * @dev: the PCI device
1574 void pci_enable_ari(struct pci_dev *dev)
1579 struct pci_dev *bridge;
1581 if (!pci_is_pcie(dev) || dev->devfn)
1584 pos = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_ARI);
1588 bridge = dev->bus->self;
1589 if (!bridge || !pci_is_pcie(bridge))
1592 pos = pci_pcie_cap(bridge);
1596 pci_read_config_dword(bridge, pos + PCI_EXP_DEVCAP2, &cap);
1597 if (!(cap & PCI_EXP_DEVCAP2_ARI))
1600 pci_read_config_word(bridge, pos + PCI_EXP_DEVCTL2, &ctrl);
1601 ctrl |= PCI_EXP_DEVCTL2_ARI;
1602 pci_write_config_word(bridge, pos + PCI_EXP_DEVCTL2, ctrl);
1604 bridge->ari_enabled = 1;
1607 static int pci_acs_enable;
1610 * pci_request_acs - ask for ACS to be enabled if supported
1612 void pci_request_acs(void)
1618 * pci_enable_acs - enable ACS if hardware support it
1619 * @dev: the PCI device
1621 void pci_enable_acs(struct pci_dev *dev)
1627 if (!pci_acs_enable)
1630 if (!pci_is_pcie(dev))
1633 pos = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_ACS);
1637 pci_read_config_word(dev, pos + PCI_ACS_CAP, &cap);
1638 pci_read_config_word(dev, pos + PCI_ACS_CTRL, &ctrl);
1640 /* Source Validation */
1641 ctrl |= (cap & PCI_ACS_SV);
1643 /* P2P Request Redirect */
1644 ctrl |= (cap & PCI_ACS_RR);
1646 /* P2P Completion Redirect */
1647 ctrl |= (cap & PCI_ACS_CR);
1649 /* Upstream Forwarding */
1650 ctrl |= (cap & PCI_ACS_UF);
1652 pci_write_config_word(dev, pos + PCI_ACS_CTRL, ctrl);
1656 * pci_swizzle_interrupt_pin - swizzle INTx for device behind bridge
1657 * @dev: the PCI device
1658 * @pin: the INTx pin (1=INTA, 2=INTB, 3=INTD, 4=INTD)
1660 * Perform INTx swizzling for a device behind one level of bridge. This is
1661 * required by section 9.1 of the PCI-to-PCI bridge specification for devices
1662 * behind bridges on add-in cards. For devices with ARI enabled, the slot
1663 * number is always 0 (see the Implementation Note in section 2.2.8.1 of
1664 * the PCI Express Base Specification, Revision 2.1)
1666 u8 pci_swizzle_interrupt_pin(struct pci_dev *dev, u8 pin)
1670 if (pci_ari_enabled(dev->bus))
1673 slot = PCI_SLOT(dev->devfn);
1675 return (((pin - 1) + slot) % 4) + 1;
1679 pci_get_interrupt_pin(struct pci_dev *dev, struct pci_dev **bridge)
1687 while (!pci_is_root_bus(dev->bus)) {
1688 pin = pci_swizzle_interrupt_pin(dev, pin);
1689 dev = dev->bus->self;
1696 * pci_common_swizzle - swizzle INTx all the way to root bridge
1697 * @dev: the PCI device
1698 * @pinp: pointer to the INTx pin value (1=INTA, 2=INTB, 3=INTD, 4=INTD)
1700 * Perform INTx swizzling for a device. This traverses through all PCI-to-PCI
1701 * bridges all the way up to a PCI root bus.
1703 u8 pci_common_swizzle(struct pci_dev *dev, u8 *pinp)
1707 while (!pci_is_root_bus(dev->bus)) {
1708 pin = pci_swizzle_interrupt_pin(dev, pin);
1709 dev = dev->bus->self;
1712 return PCI_SLOT(dev->devfn);
1716 * pci_release_region - Release a PCI bar
1717 * @pdev: PCI device whose resources were previously reserved by pci_request_region
1718 * @bar: BAR to release
1720 * Releases the PCI I/O and memory resources previously reserved by a
1721 * successful call to pci_request_region. Call this function only
1722 * after all use of the PCI regions has ceased.
1724 void pci_release_region(struct pci_dev *pdev, int bar)
1726 struct pci_devres *dr;
1728 if (pci_resource_len(pdev, bar) == 0)
1730 if (pci_resource_flags(pdev, bar) & IORESOURCE_IO)
1731 release_region(pci_resource_start(pdev, bar),
1732 pci_resource_len(pdev, bar));
1733 else if (pci_resource_flags(pdev, bar) & IORESOURCE_MEM)
1734 release_mem_region(pci_resource_start(pdev, bar),
1735 pci_resource_len(pdev, bar));
1737 dr = find_pci_dr(pdev);
1739 dr->region_mask &= ~(1 << bar);
1743 * __pci_request_region - Reserved PCI I/O and memory resource
1744 * @pdev: PCI device whose resources are to be reserved
1745 * @bar: BAR to be reserved
1746 * @res_name: Name to be associated with resource.
1747 * @exclusive: whether the region access is exclusive or not
1749 * Mark the PCI region associated with PCI device @pdev BR @bar as
1750 * being reserved by owner @res_name. Do not access any
1751 * address inside the PCI regions unless this call returns
1754 * If @exclusive is set, then the region is marked so that userspace
1755 * is explicitly not allowed to map the resource via /dev/mem or
1756 * sysfs MMIO access.
1758 * Returns 0 on success, or %EBUSY on error. A warning
1759 * message is also printed on failure.
1761 static int __pci_request_region(struct pci_dev *pdev, int bar, const char *res_name,
1764 struct pci_devres *dr;
1766 if (pci_resource_len(pdev, bar) == 0)
1769 if (pci_resource_flags(pdev, bar) & IORESOURCE_IO) {
1770 if (!request_region(pci_resource_start(pdev, bar),
1771 pci_resource_len(pdev, bar), res_name))
1774 else if (pci_resource_flags(pdev, bar) & IORESOURCE_MEM) {
1775 if (!__request_mem_region(pci_resource_start(pdev, bar),
1776 pci_resource_len(pdev, bar), res_name,
1781 dr = find_pci_dr(pdev);
1783 dr->region_mask |= 1 << bar;
1788 dev_warn(&pdev->dev, "BAR %d: can't reserve %pR\n", bar,
1789 &pdev->resource[bar]);
1794 * pci_request_region - Reserve PCI I/O and memory resource
1795 * @pdev: PCI device whose resources are to be reserved
1796 * @bar: BAR to be reserved
1797 * @res_name: Name to be associated with resource
1799 * Mark the PCI region associated with PCI device @pdev BAR @bar as
1800 * being reserved by owner @res_name. Do not access any
1801 * address inside the PCI regions unless this call returns
1804 * Returns 0 on success, or %EBUSY on error. A warning
1805 * message is also printed on failure.
1807 int pci_request_region(struct pci_dev *pdev, int bar, const char *res_name)
1809 return __pci_request_region(pdev, bar, res_name, 0);
1813 * pci_request_region_exclusive - Reserved PCI I/O and memory resource
1814 * @pdev: PCI device whose resources are to be reserved
1815 * @bar: BAR to be reserved
1816 * @res_name: Name to be associated with resource.
1818 * Mark the PCI region associated with PCI device @pdev BR @bar as
1819 * being reserved by owner @res_name. Do not access any
1820 * address inside the PCI regions unless this call returns
1823 * Returns 0 on success, or %EBUSY on error. A warning
1824 * message is also printed on failure.
1826 * The key difference that _exclusive makes it that userspace is
1827 * explicitly not allowed to map the resource via /dev/mem or
1830 int pci_request_region_exclusive(struct pci_dev *pdev, int bar, const char *res_name)
1832 return __pci_request_region(pdev, bar, res_name, IORESOURCE_EXCLUSIVE);
1835 * pci_release_selected_regions - Release selected PCI I/O and memory resources
1836 * @pdev: PCI device whose resources were previously reserved
1837 * @bars: Bitmask of BARs to be released
1839 * Release selected PCI I/O and memory resources previously reserved.
1840 * Call this function only after all use of the PCI regions has ceased.
1842 void pci_release_selected_regions(struct pci_dev *pdev, int bars)
1846 for (i = 0; i < 6; i++)
1847 if (bars & (1 << i))
1848 pci_release_region(pdev, i);
1851 int __pci_request_selected_regions(struct pci_dev *pdev, int bars,
1852 const char *res_name, int excl)
1856 for (i = 0; i < 6; i++)
1857 if (bars & (1 << i))
1858 if (__pci_request_region(pdev, i, res_name, excl))
1864 if (bars & (1 << i))
1865 pci_release_region(pdev, i);
1872 * pci_request_selected_regions - Reserve selected PCI I/O and memory resources
1873 * @pdev: PCI device whose resources are to be reserved
1874 * @bars: Bitmask of BARs to be requested
1875 * @res_name: Name to be associated with resource
1877 int pci_request_selected_regions(struct pci_dev *pdev, int bars,
1878 const char *res_name)
1880 return __pci_request_selected_regions(pdev, bars, res_name, 0);
1883 int pci_request_selected_regions_exclusive(struct pci_dev *pdev,
1884 int bars, const char *res_name)
1886 return __pci_request_selected_regions(pdev, bars, res_name,
1887 IORESOURCE_EXCLUSIVE);
1891 * pci_release_regions - Release reserved PCI I/O and memory resources
1892 * @pdev: PCI device whose resources were previously reserved by pci_request_regions
1894 * Releases all PCI I/O and memory resources previously reserved by a
1895 * successful call to pci_request_regions. Call this function only
1896 * after all use of the PCI regions has ceased.
1899 void pci_release_regions(struct pci_dev *pdev)
1901 pci_release_selected_regions(pdev, (1 << 6) - 1);
1905 * pci_request_regions - Reserved PCI I/O and memory resources
1906 * @pdev: PCI device whose resources are to be reserved
1907 * @res_name: Name to be associated with resource.
1909 * Mark all PCI regions associated with PCI device @pdev as
1910 * being reserved by owner @res_name. Do not access any
1911 * address inside the PCI regions unless this call returns
1914 * Returns 0 on success, or %EBUSY on error. A warning
1915 * message is also printed on failure.
1917 int pci_request_regions(struct pci_dev *pdev, const char *res_name)
1919 return pci_request_selected_regions(pdev, ((1 << 6) - 1), res_name);
1923 * pci_request_regions_exclusive - Reserved PCI I/O and memory resources
1924 * @pdev: PCI device whose resources are to be reserved
1925 * @res_name: Name to be associated with resource.
1927 * Mark all PCI regions associated with PCI device @pdev as
1928 * being reserved by owner @res_name. Do not access any
1929 * address inside the PCI regions unless this call returns
1932 * pci_request_regions_exclusive() will mark the region so that
1933 * /dev/mem and the sysfs MMIO access will not be allowed.
1935 * Returns 0 on success, or %EBUSY on error. A warning
1936 * message is also printed on failure.
1938 int pci_request_regions_exclusive(struct pci_dev *pdev, const char *res_name)
1940 return pci_request_selected_regions_exclusive(pdev,
1941 ((1 << 6) - 1), res_name);
1944 static void __pci_set_master(struct pci_dev *dev, bool enable)
1948 pci_read_config_word(dev, PCI_COMMAND, &old_cmd);
1950 cmd = old_cmd | PCI_COMMAND_MASTER;
1952 cmd = old_cmd & ~PCI_COMMAND_MASTER;
1953 if (cmd != old_cmd) {
1954 dev_dbg(&dev->dev, "%s bus mastering\n",
1955 enable ? "enabling" : "disabling");
1956 pci_write_config_word(dev, PCI_COMMAND, cmd);
1958 dev->is_busmaster = enable;
1962 * pci_set_master - enables bus-mastering for device dev
1963 * @dev: the PCI device to enable
1965 * Enables bus-mastering on the device and calls pcibios_set_master()
1966 * to do the needed arch specific settings.
1968 void pci_set_master(struct pci_dev *dev)
1970 __pci_set_master(dev, true);
1971 pcibios_set_master(dev);
1975 * pci_clear_master - disables bus-mastering for device dev
1976 * @dev: the PCI device to disable
1978 void pci_clear_master(struct pci_dev *dev)
1980 __pci_set_master(dev, false);
1984 * pci_set_cacheline_size - ensure the CACHE_LINE_SIZE register is programmed
1985 * @dev: the PCI device for which MWI is to be enabled
1987 * Helper function for pci_set_mwi.
1988 * Originally copied from drivers/net/acenic.c.
1989 * Copyright 1998-2001 by Jes Sorensen, <jes@trained-monkey.org>.
1991 * RETURNS: An appropriate -ERRNO error value on error, or zero for success.
1993 int pci_set_cacheline_size(struct pci_dev *dev)
1997 if (!pci_cache_line_size)
2000 /* Validate current setting: the PCI_CACHE_LINE_SIZE must be
2001 equal to or multiple of the right value. */
2002 pci_read_config_byte(dev, PCI_CACHE_LINE_SIZE, &cacheline_size);
2003 if (cacheline_size >= pci_cache_line_size &&
2004 (cacheline_size % pci_cache_line_size) == 0)
2007 /* Write the correct value. */
2008 pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, pci_cache_line_size);
2010 pci_read_config_byte(dev, PCI_CACHE_LINE_SIZE, &cacheline_size);
2011 if (cacheline_size == pci_cache_line_size)
2014 dev_printk(KERN_DEBUG, &dev->dev, "cache line size of %d is not "
2015 "supported\n", pci_cache_line_size << 2);
2019 EXPORT_SYMBOL_GPL(pci_set_cacheline_size);
2021 #ifdef PCI_DISABLE_MWI
2022 int pci_set_mwi(struct pci_dev *dev)
2027 int pci_try_set_mwi(struct pci_dev *dev)
2032 void pci_clear_mwi(struct pci_dev *dev)
2039 * pci_set_mwi - enables memory-write-invalidate PCI transaction
2040 * @dev: the PCI device for which MWI is enabled
2042 * Enables the Memory-Write-Invalidate transaction in %PCI_COMMAND.
2044 * RETURNS: An appropriate -ERRNO error value on error, or zero for success.
2047 pci_set_mwi(struct pci_dev *dev)
2052 rc = pci_set_cacheline_size(dev);
2056 pci_read_config_word(dev, PCI_COMMAND, &cmd);
2057 if (! (cmd & PCI_COMMAND_INVALIDATE)) {
2058 dev_dbg(&dev->dev, "enabling Mem-Wr-Inval\n");
2059 cmd |= PCI_COMMAND_INVALIDATE;
2060 pci_write_config_word(dev, PCI_COMMAND, cmd);
2067 * pci_try_set_mwi - enables memory-write-invalidate PCI transaction
2068 * @dev: the PCI device for which MWI is enabled
2070 * Enables the Memory-Write-Invalidate transaction in %PCI_COMMAND.
2071 * Callers are not required to check the return value.
2073 * RETURNS: An appropriate -ERRNO error value on error, or zero for success.
2075 int pci_try_set_mwi(struct pci_dev *dev)
2077 int rc = pci_set_mwi(dev);
2082 * pci_clear_mwi - disables Memory-Write-Invalidate for device dev
2083 * @dev: the PCI device to disable
2085 * Disables PCI Memory-Write-Invalidate transaction on the device
2088 pci_clear_mwi(struct pci_dev *dev)
2092 pci_read_config_word(dev, PCI_COMMAND, &cmd);
2093 if (cmd & PCI_COMMAND_INVALIDATE) {
2094 cmd &= ~PCI_COMMAND_INVALIDATE;
2095 pci_write_config_word(dev, PCI_COMMAND, cmd);
2098 #endif /* ! PCI_DISABLE_MWI */
2101 * pci_intx - enables/disables PCI INTx for device dev
2102 * @pdev: the PCI device to operate on
2103 * @enable: boolean: whether to enable or disable PCI INTx
2105 * Enables/disables PCI INTx for device dev
2108 pci_intx(struct pci_dev *pdev, int enable)
2110 u16 pci_command, new;
2112 pci_read_config_word(pdev, PCI_COMMAND, &pci_command);
2115 new = pci_command & ~PCI_COMMAND_INTX_DISABLE;
2117 new = pci_command | PCI_COMMAND_INTX_DISABLE;
2120 if (new != pci_command) {
2121 struct pci_devres *dr;
2123 pci_write_config_word(pdev, PCI_COMMAND, new);
2125 dr = find_pci_dr(pdev);
2126 if (dr && !dr->restore_intx) {
2127 dr->restore_intx = 1;
2128 dr->orig_intx = !enable;
2134 * pci_msi_off - disables any msi or msix capabilities
2135 * @dev: the PCI device to operate on
2137 * If you want to use msi see pci_enable_msi and friends.
2138 * This is a lower level primitive that allows us to disable
2139 * msi operation at the device level.
2141 void pci_msi_off(struct pci_dev *dev)
2146 pos = pci_find_capability(dev, PCI_CAP_ID_MSI);
2148 pci_read_config_word(dev, pos + PCI_MSI_FLAGS, &control);
2149 control &= ~PCI_MSI_FLAGS_ENABLE;
2150 pci_write_config_word(dev, pos + PCI_MSI_FLAGS, control);
2152 pos = pci_find_capability(dev, PCI_CAP_ID_MSIX);
2154 pci_read_config_word(dev, pos + PCI_MSIX_FLAGS, &control);
2155 control &= ~PCI_MSIX_FLAGS_ENABLE;
2156 pci_write_config_word(dev, pos + PCI_MSIX_FLAGS, control);
2160 #ifndef HAVE_ARCH_PCI_SET_DMA_MASK
2162 * These can be overridden by arch-specific implementations
2165 pci_set_dma_mask(struct pci_dev *dev, u64 mask)
2167 if (!pci_dma_supported(dev, mask))
2170 dev->dma_mask = mask;
2171 dev_dbg(&dev->dev, "using %dbit DMA mask\n", fls64(mask));
2177 pci_set_consistent_dma_mask(struct pci_dev *dev, u64 mask)
2179 if (!pci_dma_supported(dev, mask))
2182 dev->dev.coherent_dma_mask = mask;
2183 dev_dbg(&dev->dev, "using %dbit consistent DMA mask\n", fls64(mask));
2189 #ifndef HAVE_ARCH_PCI_SET_DMA_MAX_SEGMENT_SIZE
2190 int pci_set_dma_max_seg_size(struct pci_dev *dev, unsigned int size)
2192 return dma_set_max_seg_size(&dev->dev, size);
2194 EXPORT_SYMBOL(pci_set_dma_max_seg_size);
2197 #ifndef HAVE_ARCH_PCI_SET_DMA_SEGMENT_BOUNDARY
2198 int pci_set_dma_seg_boundary(struct pci_dev *dev, unsigned long mask)
2200 return dma_set_seg_boundary(&dev->dev, mask);
2202 EXPORT_SYMBOL(pci_set_dma_seg_boundary);
2205 static int pcie_flr(struct pci_dev *dev, int probe)
2210 u16 status, control;
2212 pos = pci_pcie_cap(dev);
2216 pci_read_config_dword(dev, pos + PCI_EXP_DEVCAP, &cap);
2217 if (!(cap & PCI_EXP_DEVCAP_FLR))
2223 /* Wait for Transaction Pending bit clean */
2224 for (i = 0; i < 4; i++) {
2226 msleep((1 << (i - 1)) * 100);
2228 pci_read_config_word(dev, pos + PCI_EXP_DEVSTA, &status);
2229 if (!(status & PCI_EXP_DEVSTA_TRPND))
2233 dev_err(&dev->dev, "transaction is not cleared; "
2234 "proceeding with reset anyway\n");
2237 pci_read_config_word(dev, pos + PCI_EXP_DEVCTL, &control);
2238 control |= PCI_EXP_DEVCTL_BCR_FLR;
2239 pci_write_config_word(dev, pos + PCI_EXP_DEVCTL, control);
2246 static int pci_af_flr(struct pci_dev *dev, int probe)
2253 pos = pci_find_capability(dev, PCI_CAP_ID_AF);
2257 pci_read_config_byte(dev, pos + PCI_AF_CAP, &cap);
2258 if (!(cap & PCI_AF_CAP_TP) || !(cap & PCI_AF_CAP_FLR))
2264 /* Wait for Transaction Pending bit clean */
2265 for (i = 0; i < 4; i++) {
2267 msleep((1 << (i - 1)) * 100);
2269 pci_read_config_byte(dev, pos + PCI_AF_STATUS, &status);
2270 if (!(status & PCI_AF_STATUS_TP))
2274 dev_err(&dev->dev, "transaction is not cleared; "
2275 "proceeding with reset anyway\n");
2278 pci_write_config_byte(dev, pos + PCI_AF_CTRL, PCI_AF_CTRL_FLR);
2284 static int pci_pm_reset(struct pci_dev *dev, int probe)
2291 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &csr);
2292 if (csr & PCI_PM_CTRL_NO_SOFT_RESET)
2298 if (dev->current_state != PCI_D0)
2301 csr &= ~PCI_PM_CTRL_STATE_MASK;
2303 pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, csr);
2304 pci_dev_d3_sleep(dev);
2306 csr &= ~PCI_PM_CTRL_STATE_MASK;
2308 pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, csr);
2309 pci_dev_d3_sleep(dev);
2314 static int pci_parent_bus_reset(struct pci_dev *dev, int probe)
2317 struct pci_dev *pdev;
2319 if (pci_is_root_bus(dev->bus) || dev->subordinate || !dev->bus->self)
2322 list_for_each_entry(pdev, &dev->bus->devices, bus_list)
2329 pci_read_config_word(dev->bus->self, PCI_BRIDGE_CONTROL, &ctrl);
2330 ctrl |= PCI_BRIDGE_CTL_BUS_RESET;
2331 pci_write_config_word(dev->bus->self, PCI_BRIDGE_CONTROL, ctrl);
2334 ctrl &= ~PCI_BRIDGE_CTL_BUS_RESET;
2335 pci_write_config_word(dev->bus->self, PCI_BRIDGE_CONTROL, ctrl);
2341 static int pci_dev_reset(struct pci_dev *dev, int probe)
2348 pci_block_user_cfg_access(dev);
2349 /* block PM suspend, driver probe, etc. */
2350 down(&dev->dev.sem);
2353 rc = pci_dev_specific_reset(dev, probe);
2357 rc = pcie_flr(dev, probe);
2361 rc = pci_af_flr(dev, probe);
2365 rc = pci_pm_reset(dev, probe);
2369 rc = pci_parent_bus_reset(dev, probe);
2373 pci_unblock_user_cfg_access(dev);
2380 * __pci_reset_function - reset a PCI device function
2381 * @dev: PCI device to reset
2383 * Some devices allow an individual function to be reset without affecting
2384 * other functions in the same device. The PCI device must be responsive
2385 * to PCI config space in order to use this function.
2387 * The device function is presumed to be unused when this function is called.
2388 * Resetting the device will make the contents of PCI configuration space
2389 * random, so any caller of this must be prepared to reinitialise the
2390 * device including MSI, bus mastering, BARs, decoding IO and memory spaces,
2393 * Returns 0 if the device function was successfully reset or negative if the
2394 * device doesn't support resetting a single function.
2396 int __pci_reset_function(struct pci_dev *dev)
2398 return pci_dev_reset(dev, 0);
2400 EXPORT_SYMBOL_GPL(__pci_reset_function);
2403 * pci_probe_reset_function - check whether the device can be safely reset
2404 * @dev: PCI device to reset
2406 * Some devices allow an individual function to be reset without affecting
2407 * other functions in the same device. The PCI device must be responsive
2408 * to PCI config space in order to use this function.
2410 * Returns 0 if the device function can be reset or negative if the
2411 * device doesn't support resetting a single function.
2413 int pci_probe_reset_function(struct pci_dev *dev)
2415 return pci_dev_reset(dev, 1);
2419 * pci_reset_function - quiesce and reset a PCI device function
2420 * @dev: PCI device to reset
2422 * Some devices allow an individual function to be reset without affecting
2423 * other functions in the same device. The PCI device must be responsive
2424 * to PCI config space in order to use this function.
2426 * This function does not just reset the PCI portion of a device, but
2427 * clears all the state associated with the device. This function differs
2428 * from __pci_reset_function in that it saves and restores device state
2431 * Returns 0 if the device function was successfully reset or negative if the
2432 * device doesn't support resetting a single function.
2434 int pci_reset_function(struct pci_dev *dev)
2438 rc = pci_dev_reset(dev, 1);
2442 pci_save_state(dev);
2445 * both INTx and MSI are disabled after the Interrupt Disable bit
2446 * is set and the Bus Master bit is cleared.
2448 pci_write_config_word(dev, PCI_COMMAND, PCI_COMMAND_INTX_DISABLE);
2450 rc = pci_dev_reset(dev, 0);
2452 pci_restore_state(dev);
2456 EXPORT_SYMBOL_GPL(pci_reset_function);
2459 * pcix_get_max_mmrbc - get PCI-X maximum designed memory read byte count
2460 * @dev: PCI device to query
2462 * Returns mmrbc: maximum designed memory read count in bytes
2463 * or appropriate error value.
2465 int pcix_get_max_mmrbc(struct pci_dev *dev)
2470 cap = pci_find_capability(dev, PCI_CAP_ID_PCIX);
2474 err = pci_read_config_dword(dev, cap + PCI_X_STATUS, &stat);
2478 return (stat & PCI_X_STATUS_MAX_READ) >> 12;
2480 EXPORT_SYMBOL(pcix_get_max_mmrbc);
2483 * pcix_get_mmrbc - get PCI-X maximum memory read byte count
2484 * @dev: PCI device to query
2486 * Returns mmrbc: maximum memory read count in bytes
2487 * or appropriate error value.
2489 int pcix_get_mmrbc(struct pci_dev *dev)
2494 cap = pci_find_capability(dev, PCI_CAP_ID_PCIX);
2498 ret = pci_read_config_dword(dev, cap + PCI_X_CMD, &cmd);
2500 ret = 512 << ((cmd & PCI_X_CMD_MAX_READ) >> 2);
2504 EXPORT_SYMBOL(pcix_get_mmrbc);
2507 * pcix_set_mmrbc - set PCI-X maximum memory read byte count
2508 * @dev: PCI device to query
2509 * @mmrbc: maximum memory read count in bytes
2510 * valid values are 512, 1024, 2048, 4096
2512 * If possible sets maximum memory read byte count, some bridges have erratas
2513 * that prevent this.
2515 int pcix_set_mmrbc(struct pci_dev *dev, int mmrbc)
2517 int cap, err = -EINVAL;
2518 u32 stat, cmd, v, o;
2520 if (mmrbc < 512 || mmrbc > 4096 || !is_power_of_2(mmrbc))
2523 v = ffs(mmrbc) - 10;
2525 cap = pci_find_capability(dev, PCI_CAP_ID_PCIX);
2529 err = pci_read_config_dword(dev, cap + PCI_X_STATUS, &stat);
2533 if (v > (stat & PCI_X_STATUS_MAX_READ) >> 21)
2536 err = pci_read_config_dword(dev, cap + PCI_X_CMD, &cmd);
2540 o = (cmd & PCI_X_CMD_MAX_READ) >> 2;
2542 if (v > o && dev->bus &&
2543 (dev->bus->bus_flags & PCI_BUS_FLAGS_NO_MMRBC))
2546 cmd &= ~PCI_X_CMD_MAX_READ;
2548 err = pci_write_config_dword(dev, cap + PCI_X_CMD, cmd);
2553 EXPORT_SYMBOL(pcix_set_mmrbc);
2556 * pcie_get_readrq - get PCI Express read request size
2557 * @dev: PCI device to query
2559 * Returns maximum memory read request in bytes
2560 * or appropriate error value.
2562 int pcie_get_readrq(struct pci_dev *dev)
2567 cap = pci_pcie_cap(dev);
2571 ret = pci_read_config_word(dev, cap + PCI_EXP_DEVCTL, &ctl);
2573 ret = 128 << ((ctl & PCI_EXP_DEVCTL_READRQ) >> 12);
2577 EXPORT_SYMBOL(pcie_get_readrq);
2580 * pcie_set_readrq - set PCI Express maximum memory read request
2581 * @dev: PCI device to query
2582 * @rq: maximum memory read count in bytes
2583 * valid values are 128, 256, 512, 1024, 2048, 4096
2585 * If possible sets maximum read byte count
2587 int pcie_set_readrq(struct pci_dev *dev, int rq)
2589 int cap, err = -EINVAL;
2592 if (rq < 128 || rq > 4096 || !is_power_of_2(rq))
2595 v = (ffs(rq) - 8) << 12;
2597 cap = pci_pcie_cap(dev);
2601 err = pci_read_config_word(dev, cap + PCI_EXP_DEVCTL, &ctl);
2605 if ((ctl & PCI_EXP_DEVCTL_READRQ) != v) {
2606 ctl &= ~PCI_EXP_DEVCTL_READRQ;
2608 err = pci_write_config_dword(dev, cap + PCI_EXP_DEVCTL, ctl);
2614 EXPORT_SYMBOL(pcie_set_readrq);
2617 * pci_select_bars - Make BAR mask from the type of resource
2618 * @dev: the PCI device for which BAR mask is made
2619 * @flags: resource type mask to be selected
2621 * This helper routine makes bar mask from the type of resource.
2623 int pci_select_bars(struct pci_dev *dev, unsigned long flags)
2626 for (i = 0; i < PCI_NUM_RESOURCES; i++)
2627 if (pci_resource_flags(dev, i) & flags)
2633 * pci_resource_bar - get position of the BAR associated with a resource
2634 * @dev: the PCI device
2635 * @resno: the resource number
2636 * @type: the BAR type to be filled in
2638 * Returns BAR position in config space, or 0 if the BAR is invalid.
2640 int pci_resource_bar(struct pci_dev *dev, int resno, enum pci_bar_type *type)
2644 if (resno < PCI_ROM_RESOURCE) {
2645 *type = pci_bar_unknown;
2646 return PCI_BASE_ADDRESS_0 + 4 * resno;
2647 } else if (resno == PCI_ROM_RESOURCE) {
2648 *type = pci_bar_mem32;
2649 return dev->rom_base_reg;
2650 } else if (resno < PCI_BRIDGE_RESOURCES) {
2651 /* device specific resource */
2652 reg = pci_iov_resource_bar(dev, resno, type);
2657 dev_err(&dev->dev, "BAR %d: invalid resource\n", resno);
2662 * pci_set_vga_state - set VGA decode state on device and parents if requested
2663 * @dev: the PCI device
2664 * @decode: true = enable decoding, false = disable decoding
2665 * @command_bits: PCI_COMMAND_IO and/or PCI_COMMAND_MEMORY
2666 * @change_bridge: traverse ancestors and change bridges
2668 int pci_set_vga_state(struct pci_dev *dev, bool decode,
2669 unsigned int command_bits, bool change_bridge)
2671 struct pci_bus *bus;
2672 struct pci_dev *bridge;
2675 WARN_ON(command_bits & ~(PCI_COMMAND_IO|PCI_COMMAND_MEMORY));
2677 pci_read_config_word(dev, PCI_COMMAND, &cmd);
2679 cmd |= command_bits;
2681 cmd &= ~command_bits;
2682 pci_write_config_word(dev, PCI_COMMAND, cmd);
2684 if (change_bridge == false)
2691 pci_read_config_word(bridge, PCI_BRIDGE_CONTROL,
2694 cmd |= PCI_BRIDGE_CTL_VGA;
2696 cmd &= ~PCI_BRIDGE_CTL_VGA;
2697 pci_write_config_word(bridge, PCI_BRIDGE_CONTROL,
2705 #define RESOURCE_ALIGNMENT_PARAM_SIZE COMMAND_LINE_SIZE
2706 static char resource_alignment_param[RESOURCE_ALIGNMENT_PARAM_SIZE] = {0};
2707 static DEFINE_SPINLOCK(resource_alignment_lock);
2710 * pci_specified_resource_alignment - get resource alignment specified by user.
2711 * @dev: the PCI device to get
2713 * RETURNS: Resource alignment if it is specified.
2714 * Zero if it is not specified.
2716 resource_size_t pci_specified_resource_alignment(struct pci_dev *dev)
2718 int seg, bus, slot, func, align_order, count;
2719 resource_size_t align = 0;
2722 spin_lock(&resource_alignment_lock);
2723 p = resource_alignment_param;
2726 if (sscanf(p, "%d%n", &align_order, &count) == 1 &&
2732 if (sscanf(p, "%x:%x:%x.%x%n",
2733 &seg, &bus, &slot, &func, &count) != 4) {
2735 if (sscanf(p, "%x:%x.%x%n",
2736 &bus, &slot, &func, &count) != 3) {
2737 /* Invalid format */
2738 printk(KERN_ERR "PCI: Can't parse resource_alignment parameter: %s\n",
2744 if (seg == pci_domain_nr(dev->bus) &&
2745 bus == dev->bus->number &&
2746 slot == PCI_SLOT(dev->devfn) &&
2747 func == PCI_FUNC(dev->devfn)) {
2748 if (align_order == -1) {
2751 align = 1 << align_order;
2756 if (*p != ';' && *p != ',') {
2757 /* End of param or invalid format */
2762 spin_unlock(&resource_alignment_lock);
2767 * pci_is_reassigndev - check if specified PCI is target device to reassign
2768 * @dev: the PCI device to check
2770 * RETURNS: non-zero for PCI device is a target device to reassign,
2773 int pci_is_reassigndev(struct pci_dev *dev)
2775 return (pci_specified_resource_alignment(dev) != 0);
2778 ssize_t pci_set_resource_alignment_param(const char *buf, size_t count)
2780 if (count > RESOURCE_ALIGNMENT_PARAM_SIZE - 1)
2781 count = RESOURCE_ALIGNMENT_PARAM_SIZE - 1;
2782 spin_lock(&resource_alignment_lock);
2783 strncpy(resource_alignment_param, buf, count);
2784 resource_alignment_param[count] = '\0';
2785 spin_unlock(&resource_alignment_lock);
2789 ssize_t pci_get_resource_alignment_param(char *buf, size_t size)
2792 spin_lock(&resource_alignment_lock);
2793 count = snprintf(buf, size, "%s", resource_alignment_param);
2794 spin_unlock(&resource_alignment_lock);
2798 static ssize_t pci_resource_alignment_show(struct bus_type *bus, char *buf)
2800 return pci_get_resource_alignment_param(buf, PAGE_SIZE);
2803 static ssize_t pci_resource_alignment_store(struct bus_type *bus,
2804 const char *buf, size_t count)
2806 return pci_set_resource_alignment_param(buf, count);
2809 BUS_ATTR(resource_alignment, 0644, pci_resource_alignment_show,
2810 pci_resource_alignment_store);
2812 static int __init pci_resource_alignment_sysfs_init(void)
2814 return bus_create_file(&pci_bus_type,
2815 &bus_attr_resource_alignment);
2818 late_initcall(pci_resource_alignment_sysfs_init);
2820 static void __devinit pci_no_domains(void)
2822 #ifdef CONFIG_PCI_DOMAINS
2823 pci_domains_supported = 0;
2828 * pci_ext_cfg_enabled - can we access extended PCI config space?
2829 * @dev: The PCI device of the root bridge.
2831 * Returns 1 if we can access PCI extended config space (offsets
2832 * greater than 0xff). This is the default implementation. Architecture
2833 * implementations can override this.
2835 int __attribute__ ((weak)) pci_ext_cfg_avail(struct pci_dev *dev)
2840 void __weak pci_fixup_cardbus(struct pci_bus *bus)
2843 EXPORT_SYMBOL(pci_fixup_cardbus);
2845 static int __init pci_setup(char *str)
2848 char *k = strchr(str, ',');
2851 if (*str && (str = pcibios_setup(str)) && *str) {
2852 if (!strcmp(str, "nomsi")) {
2854 } else if (!strcmp(str, "noaer")) {
2856 } else if (!strcmp(str, "nodomains")) {
2858 } else if (!strncmp(str, "cbiosize=", 9)) {
2859 pci_cardbus_io_size = memparse(str + 9, &str);
2860 } else if (!strncmp(str, "cbmemsize=", 10)) {
2861 pci_cardbus_mem_size = memparse(str + 10, &str);
2862 } else if (!strncmp(str, "resource_alignment=", 19)) {
2863 pci_set_resource_alignment_param(str + 19,
2865 } else if (!strncmp(str, "ecrc=", 5)) {
2866 pcie_ecrc_get_policy(str + 5);
2867 } else if (!strncmp(str, "hpiosize=", 9)) {
2868 pci_hotplug_io_size = memparse(str + 9, &str);
2869 } else if (!strncmp(str, "hpmemsize=", 10)) {
2870 pci_hotplug_mem_size = memparse(str + 10, &str);
2872 printk(KERN_ERR "PCI: Unknown option `%s'\n",
2880 early_param("pci", pci_setup);
2882 EXPORT_SYMBOL(pci_reenable_device);
2883 EXPORT_SYMBOL(pci_enable_device_io);
2884 EXPORT_SYMBOL(pci_enable_device_mem);
2885 EXPORT_SYMBOL(pci_enable_device);
2886 EXPORT_SYMBOL(pcim_enable_device);
2887 EXPORT_SYMBOL(pcim_pin_device);
2888 EXPORT_SYMBOL(pci_disable_device);
2889 EXPORT_SYMBOL(pci_find_capability);
2890 EXPORT_SYMBOL(pci_bus_find_capability);
2891 EXPORT_SYMBOL(pci_release_regions);
2892 EXPORT_SYMBOL(pci_request_regions);
2893 EXPORT_SYMBOL(pci_request_regions_exclusive);
2894 EXPORT_SYMBOL(pci_release_region);
2895 EXPORT_SYMBOL(pci_request_region);
2896 EXPORT_SYMBOL(pci_request_region_exclusive);
2897 EXPORT_SYMBOL(pci_release_selected_regions);
2898 EXPORT_SYMBOL(pci_request_selected_regions);
2899 EXPORT_SYMBOL(pci_request_selected_regions_exclusive);
2900 EXPORT_SYMBOL(pci_set_master);
2901 EXPORT_SYMBOL(pci_clear_master);
2902 EXPORT_SYMBOL(pci_set_mwi);
2903 EXPORT_SYMBOL(pci_try_set_mwi);
2904 EXPORT_SYMBOL(pci_clear_mwi);
2905 EXPORT_SYMBOL_GPL(pci_intx);
2906 EXPORT_SYMBOL(pci_set_dma_mask);
2907 EXPORT_SYMBOL(pci_set_consistent_dma_mask);
2908 EXPORT_SYMBOL(pci_assign_resource);
2909 EXPORT_SYMBOL(pci_find_parent_resource);
2910 EXPORT_SYMBOL(pci_select_bars);
2912 EXPORT_SYMBOL(pci_set_power_state);
2913 EXPORT_SYMBOL(pci_save_state);
2914 EXPORT_SYMBOL(pci_restore_state);
2915 EXPORT_SYMBOL(pci_pme_capable);
2916 EXPORT_SYMBOL(pci_pme_active);
2917 EXPORT_SYMBOL(pci_enable_wake);
2918 EXPORT_SYMBOL(pci_wake_from_d3);
2919 EXPORT_SYMBOL(pci_target_state);
2920 EXPORT_SYMBOL(pci_prepare_to_sleep);
2921 EXPORT_SYMBOL(pci_back_from_sleep);
2922 EXPORT_SYMBOL_GPL(pci_set_pcie_reset_state);