3 Broadcom B43 wireless driver
5 Copyright (c) 2005 Martin Langer <martin-langer@gmx.de>
6 Copyright (c) 2005 Stefano Brivio <stefano.brivio@polimi.it>
7 Copyright (c) 2005, 2006 Michael Buesch <mb@bu3sch.de>
8 Copyright (c) 2005 Danny van Dyk <kugelfang@gentoo.org>
9 Copyright (c) 2005 Andreas Jaggi <andreas.jaggi@waterwave.ch>
11 Some parts of the code in this file are derived from the ipw2200
12 driver Copyright(c) 2003 - 2004 Intel Corporation.
14 This program is free software; you can redistribute it and/or modify
15 it under the terms of the GNU General Public License as published by
16 the Free Software Foundation; either version 2 of the License, or
17 (at your option) any later version.
19 This program is distributed in the hope that it will be useful,
20 but WITHOUT ANY WARRANTY; without even the implied warranty of
21 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 GNU General Public License for more details.
24 You should have received a copy of the GNU General Public License
25 along with this program; see the file COPYING. If not, write to
26 the Free Software Foundation, Inc., 51 Franklin Steet, Fifth Floor,
27 Boston, MA 02110-1301, USA.
31 #include <linux/delay.h>
32 #include <linux/init.h>
33 #include <linux/moduleparam.h>
34 #include <linux/if_arp.h>
35 #include <linux/etherdevice.h>
36 #include <linux/firmware.h>
37 #include <linux/wireless.h>
38 #include <linux/workqueue.h>
39 #include <linux/skbuff.h>
41 #include <linux/dma-mapping.h>
42 #include <asm/unaligned.h>
47 #include "phy_common.h"
57 MODULE_DESCRIPTION("Broadcom B43 wireless driver");
58 MODULE_AUTHOR("Martin Langer");
59 MODULE_AUTHOR("Stefano Brivio");
60 MODULE_AUTHOR("Michael Buesch");
61 MODULE_LICENSE("GPL");
63 MODULE_FIRMWARE(B43_SUPPORTED_FIRMWARE_ID);
66 static int modparam_bad_frames_preempt;
67 module_param_named(bad_frames_preempt, modparam_bad_frames_preempt, int, 0444);
68 MODULE_PARM_DESC(bad_frames_preempt,
69 "enable(1) / disable(0) Bad Frames Preemption");
71 static char modparam_fwpostfix[16];
72 module_param_string(fwpostfix, modparam_fwpostfix, 16, 0444);
73 MODULE_PARM_DESC(fwpostfix, "Postfix for the .fw files to load.");
75 static int modparam_hwpctl;
76 module_param_named(hwpctl, modparam_hwpctl, int, 0444);
77 MODULE_PARM_DESC(hwpctl, "Enable hardware-side power control (default off)");
79 static int modparam_nohwcrypt;
80 module_param_named(nohwcrypt, modparam_nohwcrypt, int, 0444);
81 MODULE_PARM_DESC(nohwcrypt, "Disable hardware encryption.");
83 int b43_modparam_qos = 1;
84 module_param_named(qos, b43_modparam_qos, int, 0444);
85 MODULE_PARM_DESC(qos, "Enable QOS support (default on)");
87 static int modparam_btcoex = 1;
88 module_param_named(btcoex, modparam_btcoex, int, 0444);
89 MODULE_PARM_DESC(btcoex, "Enable Bluetooth coexistance (default on)");
92 static const struct ssb_device_id b43_ssb_tbl[] = {
93 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 5),
94 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 6),
95 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 7),
96 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 9),
97 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 10),
98 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 11),
99 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 13),
103 MODULE_DEVICE_TABLE(ssb, b43_ssb_tbl);
105 /* Channel and ratetables are shared for all devices.
106 * They can't be const, because ieee80211 puts some precalculated
107 * data in there. This data is the same for all devices, so we don't
108 * get concurrency issues */
109 #define RATETAB_ENT(_rateid, _flags) \
111 .bitrate = B43_RATE_TO_BASE100KBPS(_rateid), \
112 .hw_value = (_rateid), \
117 * NOTE: When changing this, sync with xmit.c's
118 * b43_plcp_get_bitrate_idx_* functions!
120 static struct ieee80211_rate __b43_ratetable[] = {
121 RATETAB_ENT(B43_CCK_RATE_1MB, 0),
122 RATETAB_ENT(B43_CCK_RATE_2MB, IEEE80211_RATE_SHORT_PREAMBLE),
123 RATETAB_ENT(B43_CCK_RATE_5MB, IEEE80211_RATE_SHORT_PREAMBLE),
124 RATETAB_ENT(B43_CCK_RATE_11MB, IEEE80211_RATE_SHORT_PREAMBLE),
125 RATETAB_ENT(B43_OFDM_RATE_6MB, 0),
126 RATETAB_ENT(B43_OFDM_RATE_9MB, 0),
127 RATETAB_ENT(B43_OFDM_RATE_12MB, 0),
128 RATETAB_ENT(B43_OFDM_RATE_18MB, 0),
129 RATETAB_ENT(B43_OFDM_RATE_24MB, 0),
130 RATETAB_ENT(B43_OFDM_RATE_36MB, 0),
131 RATETAB_ENT(B43_OFDM_RATE_48MB, 0),
132 RATETAB_ENT(B43_OFDM_RATE_54MB, 0),
135 #define b43_a_ratetable (__b43_ratetable + 4)
136 #define b43_a_ratetable_size 8
137 #define b43_b_ratetable (__b43_ratetable + 0)
138 #define b43_b_ratetable_size 4
139 #define b43_g_ratetable (__b43_ratetable + 0)
140 #define b43_g_ratetable_size 12
142 #define CHAN4G(_channel, _freq, _flags) { \
143 .band = IEEE80211_BAND_2GHZ, \
144 .center_freq = (_freq), \
145 .hw_value = (_channel), \
147 .max_antenna_gain = 0, \
150 static struct ieee80211_channel b43_2ghz_chantable[] = {
168 #define CHAN5G(_channel, _flags) { \
169 .band = IEEE80211_BAND_5GHZ, \
170 .center_freq = 5000 + (5 * (_channel)), \
171 .hw_value = (_channel), \
173 .max_antenna_gain = 0, \
176 static struct ieee80211_channel b43_5ghz_nphy_chantable[] = {
177 CHAN5G(32, 0), CHAN5G(34, 0),
178 CHAN5G(36, 0), CHAN5G(38, 0),
179 CHAN5G(40, 0), CHAN5G(42, 0),
180 CHAN5G(44, 0), CHAN5G(46, 0),
181 CHAN5G(48, 0), CHAN5G(50, 0),
182 CHAN5G(52, 0), CHAN5G(54, 0),
183 CHAN5G(56, 0), CHAN5G(58, 0),
184 CHAN5G(60, 0), CHAN5G(62, 0),
185 CHAN5G(64, 0), CHAN5G(66, 0),
186 CHAN5G(68, 0), CHAN5G(70, 0),
187 CHAN5G(72, 0), CHAN5G(74, 0),
188 CHAN5G(76, 0), CHAN5G(78, 0),
189 CHAN5G(80, 0), CHAN5G(82, 0),
190 CHAN5G(84, 0), CHAN5G(86, 0),
191 CHAN5G(88, 0), CHAN5G(90, 0),
192 CHAN5G(92, 0), CHAN5G(94, 0),
193 CHAN5G(96, 0), CHAN5G(98, 0),
194 CHAN5G(100, 0), CHAN5G(102, 0),
195 CHAN5G(104, 0), CHAN5G(106, 0),
196 CHAN5G(108, 0), CHAN5G(110, 0),
197 CHAN5G(112, 0), CHAN5G(114, 0),
198 CHAN5G(116, 0), CHAN5G(118, 0),
199 CHAN5G(120, 0), CHAN5G(122, 0),
200 CHAN5G(124, 0), CHAN5G(126, 0),
201 CHAN5G(128, 0), CHAN5G(130, 0),
202 CHAN5G(132, 0), CHAN5G(134, 0),
203 CHAN5G(136, 0), CHAN5G(138, 0),
204 CHAN5G(140, 0), CHAN5G(142, 0),
205 CHAN5G(144, 0), CHAN5G(145, 0),
206 CHAN5G(146, 0), CHAN5G(147, 0),
207 CHAN5G(148, 0), CHAN5G(149, 0),
208 CHAN5G(150, 0), CHAN5G(151, 0),
209 CHAN5G(152, 0), CHAN5G(153, 0),
210 CHAN5G(154, 0), CHAN5G(155, 0),
211 CHAN5G(156, 0), CHAN5G(157, 0),
212 CHAN5G(158, 0), CHAN5G(159, 0),
213 CHAN5G(160, 0), CHAN5G(161, 0),
214 CHAN5G(162, 0), CHAN5G(163, 0),
215 CHAN5G(164, 0), CHAN5G(165, 0),
216 CHAN5G(166, 0), CHAN5G(168, 0),
217 CHAN5G(170, 0), CHAN5G(172, 0),
218 CHAN5G(174, 0), CHAN5G(176, 0),
219 CHAN5G(178, 0), CHAN5G(180, 0),
220 CHAN5G(182, 0), CHAN5G(184, 0),
221 CHAN5G(186, 0), CHAN5G(188, 0),
222 CHAN5G(190, 0), CHAN5G(192, 0),
223 CHAN5G(194, 0), CHAN5G(196, 0),
224 CHAN5G(198, 0), CHAN5G(200, 0),
225 CHAN5G(202, 0), CHAN5G(204, 0),
226 CHAN5G(206, 0), CHAN5G(208, 0),
227 CHAN5G(210, 0), CHAN5G(212, 0),
228 CHAN5G(214, 0), CHAN5G(216, 0),
229 CHAN5G(218, 0), CHAN5G(220, 0),
230 CHAN5G(222, 0), CHAN5G(224, 0),
231 CHAN5G(226, 0), CHAN5G(228, 0),
234 static struct ieee80211_channel b43_5ghz_aphy_chantable[] = {
235 CHAN5G(34, 0), CHAN5G(36, 0),
236 CHAN5G(38, 0), CHAN5G(40, 0),
237 CHAN5G(42, 0), CHAN5G(44, 0),
238 CHAN5G(46, 0), CHAN5G(48, 0),
239 CHAN5G(52, 0), CHAN5G(56, 0),
240 CHAN5G(60, 0), CHAN5G(64, 0),
241 CHAN5G(100, 0), CHAN5G(104, 0),
242 CHAN5G(108, 0), CHAN5G(112, 0),
243 CHAN5G(116, 0), CHAN5G(120, 0),
244 CHAN5G(124, 0), CHAN5G(128, 0),
245 CHAN5G(132, 0), CHAN5G(136, 0),
246 CHAN5G(140, 0), CHAN5G(149, 0),
247 CHAN5G(153, 0), CHAN5G(157, 0),
248 CHAN5G(161, 0), CHAN5G(165, 0),
249 CHAN5G(184, 0), CHAN5G(188, 0),
250 CHAN5G(192, 0), CHAN5G(196, 0),
251 CHAN5G(200, 0), CHAN5G(204, 0),
252 CHAN5G(208, 0), CHAN5G(212, 0),
257 static struct ieee80211_supported_band b43_band_5GHz_nphy = {
258 .band = IEEE80211_BAND_5GHZ,
259 .channels = b43_5ghz_nphy_chantable,
260 .n_channels = ARRAY_SIZE(b43_5ghz_nphy_chantable),
261 .bitrates = b43_a_ratetable,
262 .n_bitrates = b43_a_ratetable_size,
265 static struct ieee80211_supported_band b43_band_5GHz_aphy = {
266 .band = IEEE80211_BAND_5GHZ,
267 .channels = b43_5ghz_aphy_chantable,
268 .n_channels = ARRAY_SIZE(b43_5ghz_aphy_chantable),
269 .bitrates = b43_a_ratetable,
270 .n_bitrates = b43_a_ratetable_size,
273 static struct ieee80211_supported_band b43_band_2GHz = {
274 .band = IEEE80211_BAND_2GHZ,
275 .channels = b43_2ghz_chantable,
276 .n_channels = ARRAY_SIZE(b43_2ghz_chantable),
277 .bitrates = b43_g_ratetable,
278 .n_bitrates = b43_g_ratetable_size,
281 static void b43_wireless_core_exit(struct b43_wldev *dev);
282 static int b43_wireless_core_init(struct b43_wldev *dev);
283 static void b43_wireless_core_stop(struct b43_wldev *dev);
284 static int b43_wireless_core_start(struct b43_wldev *dev);
286 static int b43_ratelimit(struct b43_wl *wl)
288 if (!wl || !wl->current_dev)
290 if (b43_status(wl->current_dev) < B43_STAT_STARTED)
292 /* We are up and running.
293 * Ratelimit the messages to avoid DoS over the net. */
294 return net_ratelimit();
297 void b43info(struct b43_wl *wl, const char *fmt, ...)
301 if (!b43_ratelimit(wl))
304 printk(KERN_INFO "b43-%s: ",
305 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
310 void b43err(struct b43_wl *wl, const char *fmt, ...)
314 if (!b43_ratelimit(wl))
317 printk(KERN_ERR "b43-%s ERROR: ",
318 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
323 void b43warn(struct b43_wl *wl, const char *fmt, ...)
327 if (!b43_ratelimit(wl))
330 printk(KERN_WARNING "b43-%s warning: ",
331 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
337 void b43dbg(struct b43_wl *wl, const char *fmt, ...)
342 printk(KERN_DEBUG "b43-%s debug: ",
343 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
349 static void b43_ram_write(struct b43_wldev *dev, u16 offset, u32 val)
353 B43_WARN_ON(offset % 4 != 0);
355 macctl = b43_read32(dev, B43_MMIO_MACCTL);
356 if (macctl & B43_MACCTL_BE)
359 b43_write32(dev, B43_MMIO_RAM_CONTROL, offset);
361 b43_write32(dev, B43_MMIO_RAM_DATA, val);
364 static inline void b43_shm_control_word(struct b43_wldev *dev,
365 u16 routing, u16 offset)
369 /* "offset" is the WORD offset. */
373 b43_write32(dev, B43_MMIO_SHM_CONTROL, control);
376 u32 __b43_shm_read32(struct b43_wldev *dev, u16 routing, u16 offset)
380 if (routing == B43_SHM_SHARED) {
381 B43_WARN_ON(offset & 0x0001);
382 if (offset & 0x0003) {
383 /* Unaligned access */
384 b43_shm_control_word(dev, routing, offset >> 2);
385 ret = b43_read16(dev, B43_MMIO_SHM_DATA_UNALIGNED);
387 b43_shm_control_word(dev, routing, (offset >> 2) + 1);
388 ret |= b43_read16(dev, B43_MMIO_SHM_DATA);
394 b43_shm_control_word(dev, routing, offset);
395 ret = b43_read32(dev, B43_MMIO_SHM_DATA);
400 u32 b43_shm_read32(struct b43_wldev *dev, u16 routing, u16 offset)
402 struct b43_wl *wl = dev->wl;
406 spin_lock_irqsave(&wl->shm_lock, flags);
407 ret = __b43_shm_read32(dev, routing, offset);
408 spin_unlock_irqrestore(&wl->shm_lock, flags);
413 u16 __b43_shm_read16(struct b43_wldev *dev, u16 routing, u16 offset)
417 if (routing == B43_SHM_SHARED) {
418 B43_WARN_ON(offset & 0x0001);
419 if (offset & 0x0003) {
420 /* Unaligned access */
421 b43_shm_control_word(dev, routing, offset >> 2);
422 ret = b43_read16(dev, B43_MMIO_SHM_DATA_UNALIGNED);
428 b43_shm_control_word(dev, routing, offset);
429 ret = b43_read16(dev, B43_MMIO_SHM_DATA);
434 u16 b43_shm_read16(struct b43_wldev *dev, u16 routing, u16 offset)
436 struct b43_wl *wl = dev->wl;
440 spin_lock_irqsave(&wl->shm_lock, flags);
441 ret = __b43_shm_read16(dev, routing, offset);
442 spin_unlock_irqrestore(&wl->shm_lock, flags);
447 void __b43_shm_write32(struct b43_wldev *dev, u16 routing, u16 offset, u32 value)
449 if (routing == B43_SHM_SHARED) {
450 B43_WARN_ON(offset & 0x0001);
451 if (offset & 0x0003) {
452 /* Unaligned access */
453 b43_shm_control_word(dev, routing, offset >> 2);
454 b43_write16(dev, B43_MMIO_SHM_DATA_UNALIGNED,
455 (value >> 16) & 0xffff);
456 b43_shm_control_word(dev, routing, (offset >> 2) + 1);
457 b43_write16(dev, B43_MMIO_SHM_DATA, value & 0xffff);
462 b43_shm_control_word(dev, routing, offset);
463 b43_write32(dev, B43_MMIO_SHM_DATA, value);
466 void b43_shm_write32(struct b43_wldev *dev, u16 routing, u16 offset, u32 value)
468 struct b43_wl *wl = dev->wl;
471 spin_lock_irqsave(&wl->shm_lock, flags);
472 __b43_shm_write32(dev, routing, offset, value);
473 spin_unlock_irqrestore(&wl->shm_lock, flags);
476 void __b43_shm_write16(struct b43_wldev *dev, u16 routing, u16 offset, u16 value)
478 if (routing == B43_SHM_SHARED) {
479 B43_WARN_ON(offset & 0x0001);
480 if (offset & 0x0003) {
481 /* Unaligned access */
482 b43_shm_control_word(dev, routing, offset >> 2);
483 b43_write16(dev, B43_MMIO_SHM_DATA_UNALIGNED, value);
488 b43_shm_control_word(dev, routing, offset);
489 b43_write16(dev, B43_MMIO_SHM_DATA, value);
492 void b43_shm_write16(struct b43_wldev *dev, u16 routing, u16 offset, u16 value)
494 struct b43_wl *wl = dev->wl;
497 spin_lock_irqsave(&wl->shm_lock, flags);
498 __b43_shm_write16(dev, routing, offset, value);
499 spin_unlock_irqrestore(&wl->shm_lock, flags);
503 u64 b43_hf_read(struct b43_wldev * dev)
507 ret = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_HOSTFHI);
509 ret |= b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_HOSTFMI);
511 ret |= b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_HOSTFLO);
516 /* Write HostFlags */
517 void b43_hf_write(struct b43_wldev *dev, u64 value)
521 lo = (value & 0x00000000FFFFULL);
522 mi = (value & 0x0000FFFF0000ULL) >> 16;
523 hi = (value & 0xFFFF00000000ULL) >> 32;
524 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_HOSTFLO, lo);
525 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_HOSTFMI, mi);
526 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_HOSTFHI, hi);
529 void b43_tsf_read(struct b43_wldev *dev, u64 * tsf)
531 /* We need to be careful. As we read the TSF from multiple
532 * registers, we should take care of register overflows.
533 * In theory, the whole tsf read process should be atomic.
534 * We try to be atomic here, by restaring the read process,
535 * if any of the high registers changed (overflew).
537 if (dev->dev->id.revision >= 3) {
538 u32 low, high, high2;
541 high = b43_read32(dev, B43_MMIO_REV3PLUS_TSF_HIGH);
542 low = b43_read32(dev, B43_MMIO_REV3PLUS_TSF_LOW);
543 high2 = b43_read32(dev, B43_MMIO_REV3PLUS_TSF_HIGH);
544 } while (unlikely(high != high2));
552 u16 test1, test2, test3;
555 v3 = b43_read16(dev, B43_MMIO_TSF_3);
556 v2 = b43_read16(dev, B43_MMIO_TSF_2);
557 v1 = b43_read16(dev, B43_MMIO_TSF_1);
558 v0 = b43_read16(dev, B43_MMIO_TSF_0);
560 test3 = b43_read16(dev, B43_MMIO_TSF_3);
561 test2 = b43_read16(dev, B43_MMIO_TSF_2);
562 test1 = b43_read16(dev, B43_MMIO_TSF_1);
563 } while (v3 != test3 || v2 != test2 || v1 != test1);
577 static void b43_time_lock(struct b43_wldev *dev)
581 macctl = b43_read32(dev, B43_MMIO_MACCTL);
582 macctl |= B43_MACCTL_TBTTHOLD;
583 b43_write32(dev, B43_MMIO_MACCTL, macctl);
584 /* Commit the write */
585 b43_read32(dev, B43_MMIO_MACCTL);
588 static void b43_time_unlock(struct b43_wldev *dev)
592 macctl = b43_read32(dev, B43_MMIO_MACCTL);
593 macctl &= ~B43_MACCTL_TBTTHOLD;
594 b43_write32(dev, B43_MMIO_MACCTL, macctl);
595 /* Commit the write */
596 b43_read32(dev, B43_MMIO_MACCTL);
599 static void b43_tsf_write_locked(struct b43_wldev *dev, u64 tsf)
601 /* Be careful with the in-progress timer.
602 * First zero out the low register, so we have a full
603 * register-overflow duration to complete the operation.
605 if (dev->dev->id.revision >= 3) {
606 u32 lo = (tsf & 0x00000000FFFFFFFFULL);
607 u32 hi = (tsf & 0xFFFFFFFF00000000ULL) >> 32;
609 b43_write32(dev, B43_MMIO_REV3PLUS_TSF_LOW, 0);
611 b43_write32(dev, B43_MMIO_REV3PLUS_TSF_HIGH, hi);
613 b43_write32(dev, B43_MMIO_REV3PLUS_TSF_LOW, lo);
615 u16 v0 = (tsf & 0x000000000000FFFFULL);
616 u16 v1 = (tsf & 0x00000000FFFF0000ULL) >> 16;
617 u16 v2 = (tsf & 0x0000FFFF00000000ULL) >> 32;
618 u16 v3 = (tsf & 0xFFFF000000000000ULL) >> 48;
620 b43_write16(dev, B43_MMIO_TSF_0, 0);
622 b43_write16(dev, B43_MMIO_TSF_3, v3);
624 b43_write16(dev, B43_MMIO_TSF_2, v2);
626 b43_write16(dev, B43_MMIO_TSF_1, v1);
628 b43_write16(dev, B43_MMIO_TSF_0, v0);
632 void b43_tsf_write(struct b43_wldev *dev, u64 tsf)
635 b43_tsf_write_locked(dev, tsf);
636 b43_time_unlock(dev);
640 void b43_macfilter_set(struct b43_wldev *dev, u16 offset, const u8 * mac)
642 static const u8 zero_addr[ETH_ALEN] = { 0 };
649 b43_write16(dev, B43_MMIO_MACFILTER_CONTROL, offset);
653 b43_write16(dev, B43_MMIO_MACFILTER_DATA, data);
656 b43_write16(dev, B43_MMIO_MACFILTER_DATA, data);
659 b43_write16(dev, B43_MMIO_MACFILTER_DATA, data);
662 static void b43_write_mac_bssid_templates(struct b43_wldev *dev)
666 u8 mac_bssid[ETH_ALEN * 2];
670 bssid = dev->wl->bssid;
671 mac = dev->wl->mac_addr;
673 b43_macfilter_set(dev, B43_MACFILTER_BSSID, bssid);
675 memcpy(mac_bssid, mac, ETH_ALEN);
676 memcpy(mac_bssid + ETH_ALEN, bssid, ETH_ALEN);
678 /* Write our MAC address and BSSID to template ram */
679 for (i = 0; i < ARRAY_SIZE(mac_bssid); i += sizeof(u32)) {
680 tmp = (u32) (mac_bssid[i + 0]);
681 tmp |= (u32) (mac_bssid[i + 1]) << 8;
682 tmp |= (u32) (mac_bssid[i + 2]) << 16;
683 tmp |= (u32) (mac_bssid[i + 3]) << 24;
684 b43_ram_write(dev, 0x20 + i, tmp);
688 static void b43_upload_card_macaddress(struct b43_wldev *dev)
690 b43_write_mac_bssid_templates(dev);
691 b43_macfilter_set(dev, B43_MACFILTER_SELF, dev->wl->mac_addr);
694 static void b43_set_slot_time(struct b43_wldev *dev, u16 slot_time)
696 /* slot_time is in usec. */
697 if (dev->phy.type != B43_PHYTYPE_G)
699 b43_write16(dev, 0x684, 510 + slot_time);
700 b43_shm_write16(dev, B43_SHM_SHARED, 0x0010, slot_time);
703 static void b43_short_slot_timing_enable(struct b43_wldev *dev)
705 b43_set_slot_time(dev, 9);
709 static void b43_short_slot_timing_disable(struct b43_wldev *dev)
711 b43_set_slot_time(dev, 20);
715 /* Enable a Generic IRQ. "mask" is the mask of which IRQs to enable.
716 * Returns the _previously_ enabled IRQ mask.
718 static inline u32 b43_interrupt_enable(struct b43_wldev *dev, u32 mask)
722 old_mask = b43_read32(dev, B43_MMIO_GEN_IRQ_MASK);
723 b43_write32(dev, B43_MMIO_GEN_IRQ_MASK, old_mask | mask);
728 /* Disable a Generic IRQ. "mask" is the mask of which IRQs to disable.
729 * Returns the _previously_ enabled IRQ mask.
731 static inline u32 b43_interrupt_disable(struct b43_wldev *dev, u32 mask)
735 old_mask = b43_read32(dev, B43_MMIO_GEN_IRQ_MASK);
736 b43_write32(dev, B43_MMIO_GEN_IRQ_MASK, old_mask & ~mask);
741 /* Synchronize IRQ top- and bottom-half.
742 * IRQs must be masked before calling this.
743 * This must not be called with the irq_lock held.
745 static void b43_synchronize_irq(struct b43_wldev *dev)
747 synchronize_irq(dev->dev->irq);
748 tasklet_kill(&dev->isr_tasklet);
751 /* DummyTransmission function, as documented on
752 * http://bcm-specs.sipsolutions.net/DummyTransmission
754 void b43_dummy_transmission(struct b43_wldev *dev)
756 struct b43_wl *wl = dev->wl;
757 struct b43_phy *phy = &dev->phy;
758 unsigned int i, max_loop;
771 buffer[0] = 0x000201CC;
776 buffer[0] = 0x000B846E;
783 spin_lock_irq(&wl->irq_lock);
784 write_lock(&wl->tx_lock);
786 for (i = 0; i < 5; i++)
787 b43_ram_write(dev, i * 4, buffer[i]);
790 b43_read32(dev, B43_MMIO_MACCTL);
792 b43_write16(dev, 0x0568, 0x0000);
793 b43_write16(dev, 0x07C0, 0x0000);
794 value = ((phy->type == B43_PHYTYPE_A) ? 1 : 0);
795 b43_write16(dev, 0x050C, value);
796 b43_write16(dev, 0x0508, 0x0000);
797 b43_write16(dev, 0x050A, 0x0000);
798 b43_write16(dev, 0x054C, 0x0000);
799 b43_write16(dev, 0x056A, 0x0014);
800 b43_write16(dev, 0x0568, 0x0826);
801 b43_write16(dev, 0x0500, 0x0000);
802 b43_write16(dev, 0x0502, 0x0030);
804 if (phy->radio_ver == 0x2050 && phy->radio_rev <= 0x5)
805 b43_radio_write16(dev, 0x0051, 0x0017);
806 for (i = 0x00; i < max_loop; i++) {
807 value = b43_read16(dev, 0x050E);
812 for (i = 0x00; i < 0x0A; i++) {
813 value = b43_read16(dev, 0x050E);
818 for (i = 0x00; i < 0x0A; i++) {
819 value = b43_read16(dev, 0x0690);
820 if (!(value & 0x0100))
824 if (phy->radio_ver == 0x2050 && phy->radio_rev <= 0x5)
825 b43_radio_write16(dev, 0x0051, 0x0037);
827 write_unlock(&wl->tx_lock);
828 spin_unlock_irq(&wl->irq_lock);
831 static void key_write(struct b43_wldev *dev,
832 u8 index, u8 algorithm, const u8 * key)
839 /* Key index/algo block */
840 kidx = b43_kidx_to_fw(dev, index);
841 value = ((kidx << 4) | algorithm);
842 b43_shm_write16(dev, B43_SHM_SHARED,
843 B43_SHM_SH_KEYIDXBLOCK + (kidx * 2), value);
845 /* Write the key to the Key Table Pointer offset */
846 offset = dev->ktp + (index * B43_SEC_KEYSIZE);
847 for (i = 0; i < B43_SEC_KEYSIZE; i += 2) {
849 value |= (u16) (key[i + 1]) << 8;
850 b43_shm_write16(dev, B43_SHM_SHARED, offset + i, value);
854 static void keymac_write(struct b43_wldev *dev, u8 index, const u8 * addr)
856 u32 addrtmp[2] = { 0, 0, };
857 u8 per_sta_keys_start = 8;
859 if (b43_new_kidx_api(dev))
860 per_sta_keys_start = 4;
862 B43_WARN_ON(index < per_sta_keys_start);
863 /* We have two default TX keys and possibly two default RX keys.
864 * Physical mac 0 is mapped to physical key 4 or 8, depending
865 * on the firmware version.
866 * So we must adjust the index here.
868 index -= per_sta_keys_start;
871 addrtmp[0] = addr[0];
872 addrtmp[0] |= ((u32) (addr[1]) << 8);
873 addrtmp[0] |= ((u32) (addr[2]) << 16);
874 addrtmp[0] |= ((u32) (addr[3]) << 24);
875 addrtmp[1] = addr[4];
876 addrtmp[1] |= ((u32) (addr[5]) << 8);
879 if (dev->dev->id.revision >= 5) {
880 /* Receive match transmitter address mechanism */
881 b43_shm_write32(dev, B43_SHM_RCMTA,
882 (index * 2) + 0, addrtmp[0]);
883 b43_shm_write16(dev, B43_SHM_RCMTA,
884 (index * 2) + 1, addrtmp[1]);
886 /* RXE (Receive Engine) and
887 * PSM (Programmable State Machine) mechanism
890 /* TODO write to RCM 16, 19, 22 and 25 */
892 b43_shm_write32(dev, B43_SHM_SHARED,
893 B43_SHM_SH_PSM + (index * 6) + 0,
895 b43_shm_write16(dev, B43_SHM_SHARED,
896 B43_SHM_SH_PSM + (index * 6) + 4,
902 static void do_key_write(struct b43_wldev *dev,
903 u8 index, u8 algorithm,
904 const u8 * key, size_t key_len, const u8 * mac_addr)
906 u8 buf[B43_SEC_KEYSIZE] = { 0, };
907 u8 per_sta_keys_start = 8;
909 if (b43_new_kidx_api(dev))
910 per_sta_keys_start = 4;
912 B43_WARN_ON(index >= dev->max_nr_keys);
913 B43_WARN_ON(key_len > B43_SEC_KEYSIZE);
915 if (index >= per_sta_keys_start)
916 keymac_write(dev, index, NULL); /* First zero out mac. */
918 memcpy(buf, key, key_len);
919 key_write(dev, index, algorithm, buf);
920 if (index >= per_sta_keys_start)
921 keymac_write(dev, index, mac_addr);
923 dev->key[index].algorithm = algorithm;
926 static int b43_key_write(struct b43_wldev *dev,
927 int index, u8 algorithm,
928 const u8 * key, size_t key_len,
930 struct ieee80211_key_conf *keyconf)
935 if (key_len > B43_SEC_KEYSIZE)
937 for (i = 0; i < dev->max_nr_keys; i++) {
938 /* Check that we don't already have this key. */
939 B43_WARN_ON(dev->key[i].keyconf == keyconf);
942 /* Either pairwise key or address is 00:00:00:00:00:00
943 * for transmit-only keys. Search the index. */
944 if (b43_new_kidx_api(dev))
948 for (i = sta_keys_start; i < dev->max_nr_keys; i++) {
949 if (!dev->key[i].keyconf) {
956 b43err(dev->wl, "Out of hardware key memory\n");
960 B43_WARN_ON(index > 3);
962 do_key_write(dev, index, algorithm, key, key_len, mac_addr);
963 if ((index <= 3) && !b43_new_kidx_api(dev)) {
965 B43_WARN_ON(mac_addr);
966 do_key_write(dev, index + 4, algorithm, key, key_len, NULL);
968 keyconf->hw_key_idx = index;
969 dev->key[index].keyconf = keyconf;
974 static int b43_key_clear(struct b43_wldev *dev, int index)
976 if (B43_WARN_ON((index < 0) || (index >= dev->max_nr_keys)))
978 do_key_write(dev, index, B43_SEC_ALGO_NONE,
979 NULL, B43_SEC_KEYSIZE, NULL);
980 if ((index <= 3) && !b43_new_kidx_api(dev)) {
981 do_key_write(dev, index + 4, B43_SEC_ALGO_NONE,
982 NULL, B43_SEC_KEYSIZE, NULL);
984 dev->key[index].keyconf = NULL;
989 static void b43_clear_keys(struct b43_wldev *dev)
993 for (i = 0; i < dev->max_nr_keys; i++)
994 b43_key_clear(dev, i);
997 void b43_power_saving_ctl_bits(struct b43_wldev *dev, unsigned int ps_flags)
1005 B43_WARN_ON((ps_flags & B43_PS_ENABLED) &&
1006 (ps_flags & B43_PS_DISABLED));
1007 B43_WARN_ON((ps_flags & B43_PS_AWAKE) && (ps_flags & B43_PS_ASLEEP));
1009 if (ps_flags & B43_PS_ENABLED) {
1011 } else if (ps_flags & B43_PS_DISABLED) {
1014 //TODO: If powersave is not off and FIXME is not set and we are not in adhoc
1015 // and thus is not an AP and we are associated, set bit 25
1017 if (ps_flags & B43_PS_AWAKE) {
1019 } else if (ps_flags & B43_PS_ASLEEP) {
1022 //TODO: If the device is awake or this is an AP, or we are scanning, or FIXME,
1023 // or we are associated, or FIXME, or the latest PS-Poll packet sent was
1024 // successful, set bit26
1027 /* FIXME: For now we force awake-on and hwps-off */
1031 macctl = b43_read32(dev, B43_MMIO_MACCTL);
1033 macctl |= B43_MACCTL_HWPS;
1035 macctl &= ~B43_MACCTL_HWPS;
1037 macctl |= B43_MACCTL_AWAKE;
1039 macctl &= ~B43_MACCTL_AWAKE;
1040 b43_write32(dev, B43_MMIO_MACCTL, macctl);
1042 b43_read32(dev, B43_MMIO_MACCTL);
1043 if (awake && dev->dev->id.revision >= 5) {
1044 /* Wait for the microcode to wake up. */
1045 for (i = 0; i < 100; i++) {
1046 ucstat = b43_shm_read16(dev, B43_SHM_SHARED,
1047 B43_SHM_SH_UCODESTAT);
1048 if (ucstat != B43_SHM_SH_UCODESTAT_SLEEP)
1055 /* Turn the Analog ON/OFF */
1056 static void b43_switch_analog(struct b43_wldev *dev, int on)
1058 switch (dev->phy.type) {
1061 b43_write16(dev, B43_MMIO_PHY0, on ? 0 : 0xF4);
1064 b43_phy_write(dev, B43_NPHY_AFECTL_OVER,
1072 void b43_wireless_core_reset(struct b43_wldev *dev, u32 flags)
1077 flags |= B43_TMSLOW_PHYCLKEN;
1078 flags |= B43_TMSLOW_PHYRESET;
1079 ssb_device_enable(dev->dev, flags);
1080 msleep(2); /* Wait for the PLL to turn on. */
1082 /* Now take the PHY out of Reset again */
1083 tmslow = ssb_read32(dev->dev, SSB_TMSLOW);
1084 tmslow |= SSB_TMSLOW_FGC;
1085 tmslow &= ~B43_TMSLOW_PHYRESET;
1086 ssb_write32(dev->dev, SSB_TMSLOW, tmslow);
1087 ssb_read32(dev->dev, SSB_TMSLOW); /* flush */
1089 tmslow &= ~SSB_TMSLOW_FGC;
1090 ssb_write32(dev->dev, SSB_TMSLOW, tmslow);
1091 ssb_read32(dev->dev, SSB_TMSLOW); /* flush */
1094 /* Turn Analog ON */
1095 b43_switch_analog(dev, 1);
1097 macctl = b43_read32(dev, B43_MMIO_MACCTL);
1098 macctl &= ~B43_MACCTL_GMODE;
1099 if (flags & B43_TMSLOW_GMODE)
1100 macctl |= B43_MACCTL_GMODE;
1101 macctl |= B43_MACCTL_IHR_ENABLED;
1102 b43_write32(dev, B43_MMIO_MACCTL, macctl);
1105 static void handle_irq_transmit_status(struct b43_wldev *dev)
1109 struct b43_txstatus stat;
1112 v0 = b43_read32(dev, B43_MMIO_XMITSTAT_0);
1113 if (!(v0 & 0x00000001))
1115 v1 = b43_read32(dev, B43_MMIO_XMITSTAT_1);
1117 stat.cookie = (v0 >> 16);
1118 stat.seq = (v1 & 0x0000FFFF);
1119 stat.phy_stat = ((v1 & 0x00FF0000) >> 16);
1120 tmp = (v0 & 0x0000FFFF);
1121 stat.frame_count = ((tmp & 0xF000) >> 12);
1122 stat.rts_count = ((tmp & 0x0F00) >> 8);
1123 stat.supp_reason = ((tmp & 0x001C) >> 2);
1124 stat.pm_indicated = !!(tmp & 0x0080);
1125 stat.intermediate = !!(tmp & 0x0040);
1126 stat.for_ampdu = !!(tmp & 0x0020);
1127 stat.acked = !!(tmp & 0x0002);
1129 b43_handle_txstatus(dev, &stat);
1133 static void drain_txstatus_queue(struct b43_wldev *dev)
1137 if (dev->dev->id.revision < 5)
1139 /* Read all entries from the microcode TXstatus FIFO
1140 * and throw them away.
1143 dummy = b43_read32(dev, B43_MMIO_XMITSTAT_0);
1144 if (!(dummy & 0x00000001))
1146 dummy = b43_read32(dev, B43_MMIO_XMITSTAT_1);
1150 static u32 b43_jssi_read(struct b43_wldev *dev)
1154 val = b43_shm_read16(dev, B43_SHM_SHARED, 0x08A);
1156 val |= b43_shm_read16(dev, B43_SHM_SHARED, 0x088);
1161 static void b43_jssi_write(struct b43_wldev *dev, u32 jssi)
1163 b43_shm_write16(dev, B43_SHM_SHARED, 0x088, (jssi & 0x0000FFFF));
1164 b43_shm_write16(dev, B43_SHM_SHARED, 0x08A, (jssi & 0xFFFF0000) >> 16);
1167 static void b43_generate_noise_sample(struct b43_wldev *dev)
1169 b43_jssi_write(dev, 0x7F7F7F7F);
1170 b43_write32(dev, B43_MMIO_MACCMD,
1171 b43_read32(dev, B43_MMIO_MACCMD) | B43_MACCMD_BGNOISE);
1174 static void b43_calculate_link_quality(struct b43_wldev *dev)
1176 /* Top half of Link Quality calculation. */
1178 if (dev->phy.type != B43_PHYTYPE_G)
1180 if (dev->noisecalc.calculation_running)
1182 dev->noisecalc.calculation_running = 1;
1183 dev->noisecalc.nr_samples = 0;
1185 b43_generate_noise_sample(dev);
1188 static void handle_irq_noise(struct b43_wldev *dev)
1190 struct b43_phy_g *phy = dev->phy.g;
1196 /* Bottom half of Link Quality calculation. */
1198 if (dev->phy.type != B43_PHYTYPE_G)
1201 /* Possible race condition: It might be possible that the user
1202 * changed to a different channel in the meantime since we
1203 * started the calculation. We ignore that fact, since it's
1204 * not really that much of a problem. The background noise is
1205 * an estimation only anyway. Slightly wrong results will get damped
1206 * by the averaging of the 8 sample rounds. Additionally the
1207 * value is shortlived. So it will be replaced by the next noise
1208 * calculation round soon. */
1210 B43_WARN_ON(!dev->noisecalc.calculation_running);
1211 *((__le32 *)noise) = cpu_to_le32(b43_jssi_read(dev));
1212 if (noise[0] == 0x7F || noise[1] == 0x7F ||
1213 noise[2] == 0x7F || noise[3] == 0x7F)
1216 /* Get the noise samples. */
1217 B43_WARN_ON(dev->noisecalc.nr_samples >= 8);
1218 i = dev->noisecalc.nr_samples;
1219 noise[0] = clamp_val(noise[0], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
1220 noise[1] = clamp_val(noise[1], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
1221 noise[2] = clamp_val(noise[2], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
1222 noise[3] = clamp_val(noise[3], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
1223 dev->noisecalc.samples[i][0] = phy->nrssi_lt[noise[0]];
1224 dev->noisecalc.samples[i][1] = phy->nrssi_lt[noise[1]];
1225 dev->noisecalc.samples[i][2] = phy->nrssi_lt[noise[2]];
1226 dev->noisecalc.samples[i][3] = phy->nrssi_lt[noise[3]];
1227 dev->noisecalc.nr_samples++;
1228 if (dev->noisecalc.nr_samples == 8) {
1229 /* Calculate the Link Quality by the noise samples. */
1231 for (i = 0; i < 8; i++) {
1232 for (j = 0; j < 4; j++)
1233 average += dev->noisecalc.samples[i][j];
1239 tmp = b43_shm_read16(dev, B43_SHM_SHARED, 0x40C);
1240 tmp = (tmp / 128) & 0x1F;
1250 dev->stats.link_noise = average;
1251 dev->noisecalc.calculation_running = 0;
1255 b43_generate_noise_sample(dev);
1258 static void handle_irq_tbtt_indication(struct b43_wldev *dev)
1260 if (b43_is_mode(dev->wl, IEEE80211_IF_TYPE_AP)) {
1263 if (1 /*FIXME: the last PSpoll frame was sent successfully */ )
1264 b43_power_saving_ctl_bits(dev, 0);
1266 if (b43_is_mode(dev->wl, IEEE80211_IF_TYPE_IBSS))
1270 static void handle_irq_atim_end(struct b43_wldev *dev)
1272 if (dev->dfq_valid) {
1273 b43_write32(dev, B43_MMIO_MACCMD,
1274 b43_read32(dev, B43_MMIO_MACCMD)
1275 | B43_MACCMD_DFQ_VALID);
1280 static void handle_irq_pmq(struct b43_wldev *dev)
1287 tmp = b43_read32(dev, B43_MMIO_PS_STATUS);
1288 if (!(tmp & 0x00000008))
1291 /* 16bit write is odd, but correct. */
1292 b43_write16(dev, B43_MMIO_PS_STATUS, 0x0002);
1295 static void b43_write_template_common(struct b43_wldev *dev,
1296 const u8 * data, u16 size,
1298 u16 shm_size_offset, u8 rate)
1301 struct b43_plcp_hdr4 plcp;
1304 b43_generate_plcp_hdr(&plcp, size + FCS_LEN, rate);
1305 b43_ram_write(dev, ram_offset, le32_to_cpu(plcp.data));
1306 ram_offset += sizeof(u32);
1307 /* The PLCP is 6 bytes long, but we only wrote 4 bytes, yet.
1308 * So leave the first two bytes of the next write blank.
1310 tmp = (u32) (data[0]) << 16;
1311 tmp |= (u32) (data[1]) << 24;
1312 b43_ram_write(dev, ram_offset, tmp);
1313 ram_offset += sizeof(u32);
1314 for (i = 2; i < size; i += sizeof(u32)) {
1315 tmp = (u32) (data[i + 0]);
1317 tmp |= (u32) (data[i + 1]) << 8;
1319 tmp |= (u32) (data[i + 2]) << 16;
1321 tmp |= (u32) (data[i + 3]) << 24;
1322 b43_ram_write(dev, ram_offset + i - 2, tmp);
1324 b43_shm_write16(dev, B43_SHM_SHARED, shm_size_offset,
1325 size + sizeof(struct b43_plcp_hdr6));
1328 /* Check if the use of the antenna that ieee80211 told us to
1329 * use is possible. This will fall back to DEFAULT.
1330 * "antenna_nr" is the antenna identifier we got from ieee80211. */
1331 u8 b43_ieee80211_antenna_sanitize(struct b43_wldev *dev,
1336 if (antenna_nr == 0) {
1337 /* Zero means "use default antenna". That's always OK. */
1341 /* Get the mask of available antennas. */
1343 antenna_mask = dev->dev->bus->sprom.ant_available_bg;
1345 antenna_mask = dev->dev->bus->sprom.ant_available_a;
1347 if (!(antenna_mask & (1 << (antenna_nr - 1)))) {
1348 /* This antenna is not available. Fall back to default. */
1355 static int b43_antenna_from_ieee80211(struct b43_wldev *dev, u8 antenna)
1357 antenna = b43_ieee80211_antenna_sanitize(dev, antenna);
1359 case 0: /* default/diversity */
1360 return B43_ANTENNA_DEFAULT;
1361 case 1: /* Antenna 0 */
1362 return B43_ANTENNA0;
1363 case 2: /* Antenna 1 */
1364 return B43_ANTENNA1;
1365 case 3: /* Antenna 2 */
1366 return B43_ANTENNA2;
1367 case 4: /* Antenna 3 */
1368 return B43_ANTENNA3;
1370 return B43_ANTENNA_DEFAULT;
1374 /* Convert a b43 antenna number value to the PHY TX control value. */
1375 static u16 b43_antenna_to_phyctl(int antenna)
1379 return B43_TXH_PHY_ANT0;
1381 return B43_TXH_PHY_ANT1;
1383 return B43_TXH_PHY_ANT2;
1385 return B43_TXH_PHY_ANT3;
1386 case B43_ANTENNA_AUTO:
1387 return B43_TXH_PHY_ANT01AUTO;
1393 static void b43_write_beacon_template(struct b43_wldev *dev,
1395 u16 shm_size_offset)
1397 unsigned int i, len, variable_len;
1398 const struct ieee80211_mgmt *bcn;
1404 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(dev->wl->current_beacon);
1406 bcn = (const struct ieee80211_mgmt *)(dev->wl->current_beacon->data);
1407 len = min((size_t) dev->wl->current_beacon->len,
1408 0x200 - sizeof(struct b43_plcp_hdr6));
1409 rate = ieee80211_get_tx_rate(dev->wl->hw, info)->hw_value;
1411 b43_write_template_common(dev, (const u8 *)bcn,
1412 len, ram_offset, shm_size_offset, rate);
1414 /* Write the PHY TX control parameters. */
1415 antenna = b43_antenna_from_ieee80211(dev, info->antenna_sel_tx);
1416 antenna = b43_antenna_to_phyctl(antenna);
1417 ctl = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_BEACPHYCTL);
1418 /* We can't send beacons with short preamble. Would get PHY errors. */
1419 ctl &= ~B43_TXH_PHY_SHORTPRMBL;
1420 ctl &= ~B43_TXH_PHY_ANT;
1421 ctl &= ~B43_TXH_PHY_ENC;
1423 if (b43_is_cck_rate(rate))
1424 ctl |= B43_TXH_PHY_ENC_CCK;
1426 ctl |= B43_TXH_PHY_ENC_OFDM;
1427 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_BEACPHYCTL, ctl);
1429 /* Find the position of the TIM and the DTIM_period value
1430 * and write them to SHM. */
1431 ie = bcn->u.beacon.variable;
1432 variable_len = len - offsetof(struct ieee80211_mgmt, u.beacon.variable);
1433 for (i = 0; i < variable_len - 2; ) {
1434 uint8_t ie_id, ie_len;
1441 /* This is the TIM Information Element */
1443 /* Check whether the ie_len is in the beacon data range. */
1444 if (variable_len < ie_len + 2 + i)
1446 /* A valid TIM is at least 4 bytes long. */
1451 tim_position = sizeof(struct b43_plcp_hdr6);
1452 tim_position += offsetof(struct ieee80211_mgmt, u.beacon.variable);
1455 dtim_period = ie[i + 3];
1457 b43_shm_write16(dev, B43_SHM_SHARED,
1458 B43_SHM_SH_TIMBPOS, tim_position);
1459 b43_shm_write16(dev, B43_SHM_SHARED,
1460 B43_SHM_SH_DTIMPER, dtim_period);
1467 * If ucode wants to modify TIM do it behind the beacon, this
1468 * will happen, for example, when doing mesh networking.
1470 b43_shm_write16(dev, B43_SHM_SHARED,
1472 len + sizeof(struct b43_plcp_hdr6));
1473 b43_shm_write16(dev, B43_SHM_SHARED,
1474 B43_SHM_SH_DTIMPER, 0);
1476 b43dbg(dev->wl, "Updated beacon template at 0x%x\n", ram_offset);
1479 static void b43_write_probe_resp_plcp(struct b43_wldev *dev,
1480 u16 shm_offset, u16 size,
1481 struct ieee80211_rate *rate)
1483 struct b43_plcp_hdr4 plcp;
1488 b43_generate_plcp_hdr(&plcp, size + FCS_LEN, rate->hw_value);
1489 dur = ieee80211_generic_frame_duration(dev->wl->hw,
1492 /* Write PLCP in two parts and timing for packet transfer */
1493 tmp = le32_to_cpu(plcp.data);
1494 b43_shm_write16(dev, B43_SHM_SHARED, shm_offset, tmp & 0xFFFF);
1495 b43_shm_write16(dev, B43_SHM_SHARED, shm_offset + 2, tmp >> 16);
1496 b43_shm_write16(dev, B43_SHM_SHARED, shm_offset + 6, le16_to_cpu(dur));
1499 /* Instead of using custom probe response template, this function
1500 * just patches custom beacon template by:
1501 * 1) Changing packet type
1502 * 2) Patching duration field
1505 static const u8 * b43_generate_probe_resp(struct b43_wldev *dev,
1507 struct ieee80211_rate *rate)
1511 u16 src_size, elem_size, src_pos, dest_pos;
1513 struct ieee80211_hdr *hdr;
1516 src_size = dev->wl->current_beacon->len;
1517 src_data = (const u8 *)dev->wl->current_beacon->data;
1519 /* Get the start offset of the variable IEs in the packet. */
1520 ie_start = offsetof(struct ieee80211_mgmt, u.probe_resp.variable);
1521 B43_WARN_ON(ie_start != offsetof(struct ieee80211_mgmt, u.beacon.variable));
1523 if (B43_WARN_ON(src_size < ie_start))
1526 dest_data = kmalloc(src_size, GFP_ATOMIC);
1527 if (unlikely(!dest_data))
1530 /* Copy the static data and all Information Elements, except the TIM. */
1531 memcpy(dest_data, src_data, ie_start);
1533 dest_pos = ie_start;
1534 for ( ; src_pos < src_size - 2; src_pos += elem_size) {
1535 elem_size = src_data[src_pos + 1] + 2;
1536 if (src_data[src_pos] == 5) {
1537 /* This is the TIM. */
1540 memcpy(dest_data + dest_pos, src_data + src_pos,
1542 dest_pos += elem_size;
1544 *dest_size = dest_pos;
1545 hdr = (struct ieee80211_hdr *)dest_data;
1547 /* Set the frame control. */
1548 hdr->frame_control = cpu_to_le16(IEEE80211_FTYPE_MGMT |
1549 IEEE80211_STYPE_PROBE_RESP);
1550 dur = ieee80211_generic_frame_duration(dev->wl->hw,
1551 dev->wl->vif, *dest_size,
1553 hdr->duration_id = dur;
1558 static void b43_write_probe_resp_template(struct b43_wldev *dev,
1560 u16 shm_size_offset,
1561 struct ieee80211_rate *rate)
1563 const u8 *probe_resp_data;
1566 size = dev->wl->current_beacon->len;
1567 probe_resp_data = b43_generate_probe_resp(dev, &size, rate);
1568 if (unlikely(!probe_resp_data))
1571 /* Looks like PLCP headers plus packet timings are stored for
1572 * all possible basic rates
1574 b43_write_probe_resp_plcp(dev, 0x31A, size, &b43_b_ratetable[0]);
1575 b43_write_probe_resp_plcp(dev, 0x32C, size, &b43_b_ratetable[1]);
1576 b43_write_probe_resp_plcp(dev, 0x33E, size, &b43_b_ratetable[2]);
1577 b43_write_probe_resp_plcp(dev, 0x350, size, &b43_b_ratetable[3]);
1579 size = min((size_t) size, 0x200 - sizeof(struct b43_plcp_hdr6));
1580 b43_write_template_common(dev, probe_resp_data,
1581 size, ram_offset, shm_size_offset,
1583 kfree(probe_resp_data);
1586 static void b43_upload_beacon0(struct b43_wldev *dev)
1588 struct b43_wl *wl = dev->wl;
1590 if (wl->beacon0_uploaded)
1592 b43_write_beacon_template(dev, 0x68, 0x18);
1593 /* FIXME: Probe resp upload doesn't really belong here,
1594 * but we don't use that feature anyway. */
1595 b43_write_probe_resp_template(dev, 0x268, 0x4A,
1596 &__b43_ratetable[3]);
1597 wl->beacon0_uploaded = 1;
1600 static void b43_upload_beacon1(struct b43_wldev *dev)
1602 struct b43_wl *wl = dev->wl;
1604 if (wl->beacon1_uploaded)
1606 b43_write_beacon_template(dev, 0x468, 0x1A);
1607 wl->beacon1_uploaded = 1;
1610 static void handle_irq_beacon(struct b43_wldev *dev)
1612 struct b43_wl *wl = dev->wl;
1613 u32 cmd, beacon0_valid, beacon1_valid;
1615 if (!b43_is_mode(wl, IEEE80211_IF_TYPE_AP) &&
1616 !b43_is_mode(wl, IEEE80211_IF_TYPE_MESH_POINT))
1619 /* This is the bottom half of the asynchronous beacon update. */
1621 /* Ignore interrupt in the future. */
1622 dev->irq_savedstate &= ~B43_IRQ_BEACON;
1624 cmd = b43_read32(dev, B43_MMIO_MACCMD);
1625 beacon0_valid = (cmd & B43_MACCMD_BEACON0_VALID);
1626 beacon1_valid = (cmd & B43_MACCMD_BEACON1_VALID);
1628 /* Schedule interrupt manually, if busy. */
1629 if (beacon0_valid && beacon1_valid) {
1630 b43_write32(dev, B43_MMIO_GEN_IRQ_REASON, B43_IRQ_BEACON);
1631 dev->irq_savedstate |= B43_IRQ_BEACON;
1635 if (unlikely(wl->beacon_templates_virgin)) {
1636 /* We never uploaded a beacon before.
1637 * Upload both templates now, but only mark one valid. */
1638 wl->beacon_templates_virgin = 0;
1639 b43_upload_beacon0(dev);
1640 b43_upload_beacon1(dev);
1641 cmd = b43_read32(dev, B43_MMIO_MACCMD);
1642 cmd |= B43_MACCMD_BEACON0_VALID;
1643 b43_write32(dev, B43_MMIO_MACCMD, cmd);
1645 if (!beacon0_valid) {
1646 b43_upload_beacon0(dev);
1647 cmd = b43_read32(dev, B43_MMIO_MACCMD);
1648 cmd |= B43_MACCMD_BEACON0_VALID;
1649 b43_write32(dev, B43_MMIO_MACCMD, cmd);
1650 } else if (!beacon1_valid) {
1651 b43_upload_beacon1(dev);
1652 cmd = b43_read32(dev, B43_MMIO_MACCMD);
1653 cmd |= B43_MACCMD_BEACON1_VALID;
1654 b43_write32(dev, B43_MMIO_MACCMD, cmd);
1659 static void b43_beacon_update_trigger_work(struct work_struct *work)
1661 struct b43_wl *wl = container_of(work, struct b43_wl,
1662 beacon_update_trigger);
1663 struct b43_wldev *dev;
1665 mutex_lock(&wl->mutex);
1666 dev = wl->current_dev;
1667 if (likely(dev && (b43_status(dev) >= B43_STAT_INITIALIZED))) {
1668 spin_lock_irq(&wl->irq_lock);
1669 /* update beacon right away or defer to irq */
1670 dev->irq_savedstate = b43_read32(dev, B43_MMIO_GEN_IRQ_MASK);
1671 handle_irq_beacon(dev);
1672 /* The handler might have updated the IRQ mask. */
1673 b43_write32(dev, B43_MMIO_GEN_IRQ_MASK,
1674 dev->irq_savedstate);
1676 spin_unlock_irq(&wl->irq_lock);
1678 mutex_unlock(&wl->mutex);
1681 /* Asynchronously update the packet templates in template RAM.
1682 * Locking: Requires wl->irq_lock to be locked. */
1683 static void b43_update_templates(struct b43_wl *wl)
1685 struct sk_buff *beacon;
1687 /* This is the top half of the ansynchronous beacon update.
1688 * The bottom half is the beacon IRQ.
1689 * Beacon update must be asynchronous to avoid sending an
1690 * invalid beacon. This can happen for example, if the firmware
1691 * transmits a beacon while we are updating it. */
1693 /* We could modify the existing beacon and set the aid bit in
1694 * the TIM field, but that would probably require resizing and
1695 * moving of data within the beacon template.
1696 * Simply request a new beacon and let mac80211 do the hard work. */
1697 beacon = ieee80211_beacon_get(wl->hw, wl->vif);
1698 if (unlikely(!beacon))
1701 if (wl->current_beacon)
1702 dev_kfree_skb_any(wl->current_beacon);
1703 wl->current_beacon = beacon;
1704 wl->beacon0_uploaded = 0;
1705 wl->beacon1_uploaded = 0;
1706 queue_work(wl->hw->workqueue, &wl->beacon_update_trigger);
1709 static void b43_set_ssid(struct b43_wldev *dev, const u8 * ssid, u8 ssid_len)
1714 len = min((u16) ssid_len, (u16) 0x100);
1715 for (i = 0; i < len; i += sizeof(u32)) {
1716 tmp = (u32) (ssid[i + 0]);
1718 tmp |= (u32) (ssid[i + 1]) << 8;
1720 tmp |= (u32) (ssid[i + 2]) << 16;
1722 tmp |= (u32) (ssid[i + 3]) << 24;
1723 b43_shm_write32(dev, B43_SHM_SHARED, 0x380 + i, tmp);
1725 b43_shm_write16(dev, B43_SHM_SHARED, 0x48, len);
1728 static void b43_set_beacon_int(struct b43_wldev *dev, u16 beacon_int)
1731 if (dev->dev->id.revision >= 3) {
1732 b43_write32(dev, B43_MMIO_TSF_CFP_REP, (beacon_int << 16));
1733 b43_write32(dev, B43_MMIO_TSF_CFP_START, (beacon_int << 10));
1735 b43_write16(dev, 0x606, (beacon_int >> 6));
1736 b43_write16(dev, 0x610, beacon_int);
1738 b43_time_unlock(dev);
1739 b43dbg(dev->wl, "Set beacon interval to %u\n", beacon_int);
1742 static void b43_handle_firmware_panic(struct b43_wldev *dev)
1746 /* Read the register that contains the reason code for the panic. */
1747 reason = b43_shm_read16(dev, B43_SHM_SCRATCH, B43_FWPANIC_REASON_REG);
1748 b43err(dev->wl, "Whoopsy, firmware panic! Reason: %u\n", reason);
1752 b43dbg(dev->wl, "The panic reason is unknown.\n");
1754 case B43_FWPANIC_DIE:
1755 /* Do not restart the controller or firmware.
1756 * The device is nonfunctional from now on.
1757 * Restarting would result in this panic to trigger again,
1758 * so we avoid that recursion. */
1760 case B43_FWPANIC_RESTART:
1761 b43_controller_restart(dev, "Microcode panic");
1766 static void handle_irq_ucode_debug(struct b43_wldev *dev)
1768 unsigned int i, cnt;
1769 u16 reason, marker_id, marker_line;
1772 /* The proprietary firmware doesn't have this IRQ. */
1773 if (!dev->fw.opensource)
1776 /* Read the register that contains the reason code for this IRQ. */
1777 reason = b43_shm_read16(dev, B43_SHM_SCRATCH, B43_DEBUGIRQ_REASON_REG);
1780 case B43_DEBUGIRQ_PANIC:
1781 b43_handle_firmware_panic(dev);
1783 case B43_DEBUGIRQ_DUMP_SHM:
1785 break; /* Only with driver debugging enabled. */
1786 buf = kmalloc(4096, GFP_ATOMIC);
1788 b43dbg(dev->wl, "SHM-dump: Failed to allocate memory\n");
1791 for (i = 0; i < 4096; i += 2) {
1792 u16 tmp = b43_shm_read16(dev, B43_SHM_SHARED, i);
1793 buf[i / 2] = cpu_to_le16(tmp);
1795 b43info(dev->wl, "Shared memory dump:\n");
1796 print_hex_dump(KERN_INFO, "", DUMP_PREFIX_OFFSET,
1797 16, 2, buf, 4096, 1);
1800 case B43_DEBUGIRQ_DUMP_REGS:
1802 break; /* Only with driver debugging enabled. */
1803 b43info(dev->wl, "Microcode register dump:\n");
1804 for (i = 0, cnt = 0; i < 64; i++) {
1805 u16 tmp = b43_shm_read16(dev, B43_SHM_SCRATCH, i);
1808 printk("r%02u: 0x%04X ", i, tmp);
1817 case B43_DEBUGIRQ_MARKER:
1819 break; /* Only with driver debugging enabled. */
1820 marker_id = b43_shm_read16(dev, B43_SHM_SCRATCH,
1822 marker_line = b43_shm_read16(dev, B43_SHM_SCRATCH,
1823 B43_MARKER_LINE_REG);
1824 b43info(dev->wl, "The firmware just executed the MARKER(%u) "
1825 "at line number %u\n",
1826 marker_id, marker_line);
1829 b43dbg(dev->wl, "Debug-IRQ triggered for unknown reason: %u\n",
1833 /* Acknowledge the debug-IRQ, so the firmware can continue. */
1834 b43_shm_write16(dev, B43_SHM_SCRATCH,
1835 B43_DEBUGIRQ_REASON_REG, B43_DEBUGIRQ_ACK);
1838 /* Interrupt handler bottom-half */
1839 static void b43_interrupt_tasklet(struct b43_wldev *dev)
1842 u32 dma_reason[ARRAY_SIZE(dev->dma_reason)];
1843 u32 merged_dma_reason = 0;
1845 unsigned long flags;
1847 spin_lock_irqsave(&dev->wl->irq_lock, flags);
1849 B43_WARN_ON(b43_status(dev) != B43_STAT_STARTED);
1851 reason = dev->irq_reason;
1852 for (i = 0; i < ARRAY_SIZE(dma_reason); i++) {
1853 dma_reason[i] = dev->dma_reason[i];
1854 merged_dma_reason |= dma_reason[i];
1857 if (unlikely(reason & B43_IRQ_MAC_TXERR))
1858 b43err(dev->wl, "MAC transmission error\n");
1860 if (unlikely(reason & B43_IRQ_PHY_TXERR)) {
1861 b43err(dev->wl, "PHY transmission error\n");
1863 if (unlikely(atomic_dec_and_test(&dev->phy.txerr_cnt))) {
1864 atomic_set(&dev->phy.txerr_cnt,
1865 B43_PHY_TX_BADNESS_LIMIT);
1866 b43err(dev->wl, "Too many PHY TX errors, "
1867 "restarting the controller\n");
1868 b43_controller_restart(dev, "PHY TX errors");
1872 if (unlikely(merged_dma_reason & (B43_DMAIRQ_FATALMASK |
1873 B43_DMAIRQ_NONFATALMASK))) {
1874 if (merged_dma_reason & B43_DMAIRQ_FATALMASK) {
1875 b43err(dev->wl, "Fatal DMA error: "
1876 "0x%08X, 0x%08X, 0x%08X, "
1877 "0x%08X, 0x%08X, 0x%08X\n",
1878 dma_reason[0], dma_reason[1],
1879 dma_reason[2], dma_reason[3],
1880 dma_reason[4], dma_reason[5]);
1881 b43_controller_restart(dev, "DMA error");
1883 spin_unlock_irqrestore(&dev->wl->irq_lock, flags);
1886 if (merged_dma_reason & B43_DMAIRQ_NONFATALMASK) {
1887 b43err(dev->wl, "DMA error: "
1888 "0x%08X, 0x%08X, 0x%08X, "
1889 "0x%08X, 0x%08X, 0x%08X\n",
1890 dma_reason[0], dma_reason[1],
1891 dma_reason[2], dma_reason[3],
1892 dma_reason[4], dma_reason[5]);
1896 if (unlikely(reason & B43_IRQ_UCODE_DEBUG))
1897 handle_irq_ucode_debug(dev);
1898 if (reason & B43_IRQ_TBTT_INDI)
1899 handle_irq_tbtt_indication(dev);
1900 if (reason & B43_IRQ_ATIM_END)
1901 handle_irq_atim_end(dev);
1902 if (reason & B43_IRQ_BEACON)
1903 handle_irq_beacon(dev);
1904 if (reason & B43_IRQ_PMQ)
1905 handle_irq_pmq(dev);
1906 if (reason & B43_IRQ_TXFIFO_FLUSH_OK)
1908 if (reason & B43_IRQ_NOISESAMPLE_OK)
1909 handle_irq_noise(dev);
1911 /* Check the DMA reason registers for received data. */
1912 if (dma_reason[0] & B43_DMAIRQ_RX_DONE) {
1913 if (b43_using_pio_transfers(dev))
1914 b43_pio_rx(dev->pio.rx_queue);
1916 b43_dma_rx(dev->dma.rx_ring);
1918 B43_WARN_ON(dma_reason[1] & B43_DMAIRQ_RX_DONE);
1919 B43_WARN_ON(dma_reason[2] & B43_DMAIRQ_RX_DONE);
1920 B43_WARN_ON(dma_reason[3] & B43_DMAIRQ_RX_DONE);
1921 B43_WARN_ON(dma_reason[4] & B43_DMAIRQ_RX_DONE);
1922 B43_WARN_ON(dma_reason[5] & B43_DMAIRQ_RX_DONE);
1924 if (reason & B43_IRQ_TX_OK)
1925 handle_irq_transmit_status(dev);
1927 b43_interrupt_enable(dev, dev->irq_savedstate);
1929 spin_unlock_irqrestore(&dev->wl->irq_lock, flags);
1932 static void b43_interrupt_ack(struct b43_wldev *dev, u32 reason)
1934 b43_write32(dev, B43_MMIO_GEN_IRQ_REASON, reason);
1936 b43_write32(dev, B43_MMIO_DMA0_REASON, dev->dma_reason[0]);
1937 b43_write32(dev, B43_MMIO_DMA1_REASON, dev->dma_reason[1]);
1938 b43_write32(dev, B43_MMIO_DMA2_REASON, dev->dma_reason[2]);
1939 b43_write32(dev, B43_MMIO_DMA3_REASON, dev->dma_reason[3]);
1940 b43_write32(dev, B43_MMIO_DMA4_REASON, dev->dma_reason[4]);
1941 b43_write32(dev, B43_MMIO_DMA5_REASON, dev->dma_reason[5]);
1944 /* Interrupt handler top-half */
1945 static irqreturn_t b43_interrupt_handler(int irq, void *dev_id)
1947 irqreturn_t ret = IRQ_NONE;
1948 struct b43_wldev *dev = dev_id;
1954 spin_lock(&dev->wl->irq_lock);
1956 if (b43_status(dev) < B43_STAT_STARTED)
1958 reason = b43_read32(dev, B43_MMIO_GEN_IRQ_REASON);
1959 if (reason == 0xffffffff) /* shared IRQ */
1962 reason &= b43_read32(dev, B43_MMIO_GEN_IRQ_MASK);
1966 dev->dma_reason[0] = b43_read32(dev, B43_MMIO_DMA0_REASON)
1968 dev->dma_reason[1] = b43_read32(dev, B43_MMIO_DMA1_REASON)
1970 dev->dma_reason[2] = b43_read32(dev, B43_MMIO_DMA2_REASON)
1972 dev->dma_reason[3] = b43_read32(dev, B43_MMIO_DMA3_REASON)
1974 dev->dma_reason[4] = b43_read32(dev, B43_MMIO_DMA4_REASON)
1976 dev->dma_reason[5] = b43_read32(dev, B43_MMIO_DMA5_REASON)
1979 b43_interrupt_ack(dev, reason);
1980 /* disable all IRQs. They are enabled again in the bottom half. */
1981 dev->irq_savedstate = b43_interrupt_disable(dev, B43_IRQ_ALL);
1982 /* save the reason code and call our bottom half. */
1983 dev->irq_reason = reason;
1984 tasklet_schedule(&dev->isr_tasklet);
1987 spin_unlock(&dev->wl->irq_lock);
1992 static void do_release_fw(struct b43_firmware_file *fw)
1994 release_firmware(fw->data);
1996 fw->filename = NULL;
1999 static void b43_release_firmware(struct b43_wldev *dev)
2001 do_release_fw(&dev->fw.ucode);
2002 do_release_fw(&dev->fw.pcm);
2003 do_release_fw(&dev->fw.initvals);
2004 do_release_fw(&dev->fw.initvals_band);
2007 static void b43_print_fw_helptext(struct b43_wl *wl, bool error)
2011 text = "You must go to "
2012 "http://linuxwireless.org/en/users/Drivers/b43#devicefirmware "
2013 "and download the latest firmware (version 4).\n";
2020 static int do_request_fw(struct b43_wldev *dev,
2022 struct b43_firmware_file *fw,
2025 char path[sizeof(modparam_fwpostfix) + 32];
2026 const struct firmware *blob;
2027 struct b43_fw_header *hdr;
2032 /* Don't fetch anything. Free possibly cached firmware. */
2037 if (strcmp(fw->filename, name) == 0)
2038 return 0; /* Already have this fw. */
2039 /* Free the cached firmware first. */
2043 snprintf(path, ARRAY_SIZE(path),
2045 modparam_fwpostfix, name);
2046 err = request_firmware(&blob, path, dev->dev->dev);
2047 if (err == -ENOENT) {
2049 b43err(dev->wl, "Firmware file \"%s\" not found\n",
2054 b43err(dev->wl, "Firmware file \"%s\" request failed (err=%d)\n",
2058 if (blob->size < sizeof(struct b43_fw_header))
2060 hdr = (struct b43_fw_header *)(blob->data);
2061 switch (hdr->type) {
2062 case B43_FW_TYPE_UCODE:
2063 case B43_FW_TYPE_PCM:
2064 size = be32_to_cpu(hdr->size);
2065 if (size != blob->size - sizeof(struct b43_fw_header))
2068 case B43_FW_TYPE_IV:
2077 fw->filename = name;
2082 b43err(dev->wl, "Firmware file \"%s\" format error.\n", path);
2083 release_firmware(blob);
2088 static int b43_request_firmware(struct b43_wldev *dev)
2090 struct b43_firmware *fw = &dev->fw;
2091 const u8 rev = dev->dev->id.revision;
2092 const char *filename;
2097 tmshigh = ssb_read32(dev->dev, SSB_TMSHIGH);
2098 if ((rev >= 5) && (rev <= 10))
2099 filename = "ucode5";
2100 else if ((rev >= 11) && (rev <= 12))
2101 filename = "ucode11";
2103 filename = "ucode13";
2106 err = do_request_fw(dev, filename, &fw->ucode, 0);
2111 if ((rev >= 5) && (rev <= 10))
2117 fw->pcm_request_failed = 0;
2118 err = do_request_fw(dev, filename, &fw->pcm, 1);
2119 if (err == -ENOENT) {
2120 /* We did not find a PCM file? Not fatal, but
2121 * core rev <= 10 must do without hwcrypto then. */
2122 fw->pcm_request_failed = 1;
2127 switch (dev->phy.type) {
2129 if ((rev >= 5) && (rev <= 10)) {
2130 if (tmshigh & B43_TMSHIGH_HAVE_2GHZ_PHY)
2131 filename = "a0g1initvals5";
2133 filename = "a0g0initvals5";
2135 goto err_no_initvals;
2138 if ((rev >= 5) && (rev <= 10))
2139 filename = "b0g0initvals5";
2141 filename = "b0g0initvals13";
2143 goto err_no_initvals;
2146 if ((rev >= 11) && (rev <= 12))
2147 filename = "n0initvals11";
2149 goto err_no_initvals;
2152 goto err_no_initvals;
2154 err = do_request_fw(dev, filename, &fw->initvals, 0);
2158 /* Get bandswitch initvals */
2159 switch (dev->phy.type) {
2161 if ((rev >= 5) && (rev <= 10)) {
2162 if (tmshigh & B43_TMSHIGH_HAVE_2GHZ_PHY)
2163 filename = "a0g1bsinitvals5";
2165 filename = "a0g0bsinitvals5";
2166 } else if (rev >= 11)
2169 goto err_no_initvals;
2172 if ((rev >= 5) && (rev <= 10))
2173 filename = "b0g0bsinitvals5";
2177 goto err_no_initvals;
2180 if ((rev >= 11) && (rev <= 12))
2181 filename = "n0bsinitvals11";
2183 goto err_no_initvals;
2186 goto err_no_initvals;
2188 err = do_request_fw(dev, filename, &fw->initvals_band, 0);
2195 b43_print_fw_helptext(dev->wl, 1);
2200 b43err(dev->wl, "No microcode available for core rev %u\n", rev);
2205 b43err(dev->wl, "No PCM available for core rev %u\n", rev);
2210 b43err(dev->wl, "No Initial Values firmware file for PHY %u, "
2211 "core rev %u\n", dev->phy.type, rev);
2215 b43_release_firmware(dev);
2219 static int b43_upload_microcode(struct b43_wldev *dev)
2221 const size_t hdr_len = sizeof(struct b43_fw_header);
2223 unsigned int i, len;
2224 u16 fwrev, fwpatch, fwdate, fwtime;
2228 /* Jump the microcode PSM to offset 0 */
2229 macctl = b43_read32(dev, B43_MMIO_MACCTL);
2230 B43_WARN_ON(macctl & B43_MACCTL_PSM_RUN);
2231 macctl |= B43_MACCTL_PSM_JMP0;
2232 b43_write32(dev, B43_MMIO_MACCTL, macctl);
2233 /* Zero out all microcode PSM registers and shared memory. */
2234 for (i = 0; i < 64; i++)
2235 b43_shm_write16(dev, B43_SHM_SCRATCH, i, 0);
2236 for (i = 0; i < 4096; i += 2)
2237 b43_shm_write16(dev, B43_SHM_SHARED, i, 0);
2239 /* Upload Microcode. */
2240 data = (__be32 *) (dev->fw.ucode.data->data + hdr_len);
2241 len = (dev->fw.ucode.data->size - hdr_len) / sizeof(__be32);
2242 b43_shm_control_word(dev, B43_SHM_UCODE | B43_SHM_AUTOINC_W, 0x0000);
2243 for (i = 0; i < len; i++) {
2244 b43_write32(dev, B43_MMIO_SHM_DATA, be32_to_cpu(data[i]));
2248 if (dev->fw.pcm.data) {
2249 /* Upload PCM data. */
2250 data = (__be32 *) (dev->fw.pcm.data->data + hdr_len);
2251 len = (dev->fw.pcm.data->size - hdr_len) / sizeof(__be32);
2252 b43_shm_control_word(dev, B43_SHM_HW, 0x01EA);
2253 b43_write32(dev, B43_MMIO_SHM_DATA, 0x00004000);
2254 /* No need for autoinc bit in SHM_HW */
2255 b43_shm_control_word(dev, B43_SHM_HW, 0x01EB);
2256 for (i = 0; i < len; i++) {
2257 b43_write32(dev, B43_MMIO_SHM_DATA, be32_to_cpu(data[i]));
2262 b43_write32(dev, B43_MMIO_GEN_IRQ_REASON, B43_IRQ_ALL);
2264 /* Start the microcode PSM */
2265 macctl = b43_read32(dev, B43_MMIO_MACCTL);
2266 macctl &= ~B43_MACCTL_PSM_JMP0;
2267 macctl |= B43_MACCTL_PSM_RUN;
2268 b43_write32(dev, B43_MMIO_MACCTL, macctl);
2270 /* Wait for the microcode to load and respond */
2273 tmp = b43_read32(dev, B43_MMIO_GEN_IRQ_REASON);
2274 if (tmp == B43_IRQ_MAC_SUSPENDED)
2278 b43err(dev->wl, "Microcode not responding\n");
2279 b43_print_fw_helptext(dev->wl, 1);
2283 msleep_interruptible(50);
2284 if (signal_pending(current)) {
2289 b43_read32(dev, B43_MMIO_GEN_IRQ_REASON); /* dummy read */
2291 /* Get and check the revisions. */
2292 fwrev = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_UCODEREV);
2293 fwpatch = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_UCODEPATCH);
2294 fwdate = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_UCODEDATE);
2295 fwtime = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_UCODETIME);
2297 if (fwrev <= 0x128) {
2298 b43err(dev->wl, "YOUR FIRMWARE IS TOO OLD. Firmware from "
2299 "binary drivers older than version 4.x is unsupported. "
2300 "You must upgrade your firmware files.\n");
2301 b43_print_fw_helptext(dev->wl, 1);
2305 dev->fw.rev = fwrev;
2306 dev->fw.patch = fwpatch;
2307 dev->fw.opensource = (fwdate == 0xFFFF);
2309 if (dev->fw.opensource) {
2310 /* Patchlevel info is encoded in the "time" field. */
2311 dev->fw.patch = fwtime;
2312 b43info(dev->wl, "Loading OpenSource firmware version %u.%u%s\n",
2313 dev->fw.rev, dev->fw.patch,
2314 dev->fw.pcm_request_failed ? " (Hardware crypto not supported)" : "");
2316 b43info(dev->wl, "Loading firmware version %u.%u "
2317 "(20%.2i-%.2i-%.2i %.2i:%.2i:%.2i)\n",
2319 (fwdate >> 12) & 0xF, (fwdate >> 8) & 0xF, fwdate & 0xFF,
2320 (fwtime >> 11) & 0x1F, (fwtime >> 5) & 0x3F, fwtime & 0x1F);
2321 if (dev->fw.pcm_request_failed) {
2322 b43warn(dev->wl, "No \"pcm5.fw\" firmware file found. "
2323 "Hardware accelerated cryptography is disabled.\n");
2324 b43_print_fw_helptext(dev->wl, 0);
2328 if (b43_is_old_txhdr_format(dev)) {
2329 b43warn(dev->wl, "You are using an old firmware image. "
2330 "Support for old firmware will be removed in July 2008.\n");
2331 b43_print_fw_helptext(dev->wl, 0);
2337 macctl = b43_read32(dev, B43_MMIO_MACCTL);
2338 macctl &= ~B43_MACCTL_PSM_RUN;
2339 macctl |= B43_MACCTL_PSM_JMP0;
2340 b43_write32(dev, B43_MMIO_MACCTL, macctl);
2345 static int b43_write_initvals(struct b43_wldev *dev,
2346 const struct b43_iv *ivals,
2350 const struct b43_iv *iv;
2355 BUILD_BUG_ON(sizeof(struct b43_iv) != 6);
2357 for (i = 0; i < count; i++) {
2358 if (array_size < sizeof(iv->offset_size))
2360 array_size -= sizeof(iv->offset_size);
2361 offset = be16_to_cpu(iv->offset_size);
2362 bit32 = !!(offset & B43_IV_32BIT);
2363 offset &= B43_IV_OFFSET_MASK;
2364 if (offset >= 0x1000)
2369 if (array_size < sizeof(iv->data.d32))
2371 array_size -= sizeof(iv->data.d32);
2373 value = get_unaligned_be32(&iv->data.d32);
2374 b43_write32(dev, offset, value);
2376 iv = (const struct b43_iv *)((const uint8_t *)iv +
2382 if (array_size < sizeof(iv->data.d16))
2384 array_size -= sizeof(iv->data.d16);
2386 value = be16_to_cpu(iv->data.d16);
2387 b43_write16(dev, offset, value);
2389 iv = (const struct b43_iv *)((const uint8_t *)iv +
2400 b43err(dev->wl, "Initial Values Firmware file-format error.\n");
2401 b43_print_fw_helptext(dev->wl, 1);
2406 static int b43_upload_initvals(struct b43_wldev *dev)
2408 const size_t hdr_len = sizeof(struct b43_fw_header);
2409 const struct b43_fw_header *hdr;
2410 struct b43_firmware *fw = &dev->fw;
2411 const struct b43_iv *ivals;
2415 hdr = (const struct b43_fw_header *)(fw->initvals.data->data);
2416 ivals = (const struct b43_iv *)(fw->initvals.data->data + hdr_len);
2417 count = be32_to_cpu(hdr->size);
2418 err = b43_write_initvals(dev, ivals, count,
2419 fw->initvals.data->size - hdr_len);
2422 if (fw->initvals_band.data) {
2423 hdr = (const struct b43_fw_header *)(fw->initvals_band.data->data);
2424 ivals = (const struct b43_iv *)(fw->initvals_band.data->data + hdr_len);
2425 count = be32_to_cpu(hdr->size);
2426 err = b43_write_initvals(dev, ivals, count,
2427 fw->initvals_band.data->size - hdr_len);
2436 /* Initialize the GPIOs
2437 * http://bcm-specs.sipsolutions.net/GPIO
2439 static int b43_gpio_init(struct b43_wldev *dev)
2441 struct ssb_bus *bus = dev->dev->bus;
2442 struct ssb_device *gpiodev, *pcidev = NULL;
2445 b43_write32(dev, B43_MMIO_MACCTL, b43_read32(dev, B43_MMIO_MACCTL)
2446 & ~B43_MACCTL_GPOUTSMSK);
2448 b43_write16(dev, B43_MMIO_GPIO_MASK, b43_read16(dev, B43_MMIO_GPIO_MASK)
2453 if (dev->dev->bus->chip_id == 0x4301) {
2457 if (0 /* FIXME: conditional unknown */ ) {
2458 b43_write16(dev, B43_MMIO_GPIO_MASK,
2459 b43_read16(dev, B43_MMIO_GPIO_MASK)
2464 if (dev->dev->bus->sprom.boardflags_lo & B43_BFL_PACTRL) {
2465 b43_write16(dev, B43_MMIO_GPIO_MASK,
2466 b43_read16(dev, B43_MMIO_GPIO_MASK)
2471 if (dev->dev->id.revision >= 2)
2472 mask |= 0x0010; /* FIXME: This is redundant. */
2474 #ifdef CONFIG_SSB_DRIVER_PCICORE
2475 pcidev = bus->pcicore.dev;
2477 gpiodev = bus->chipco.dev ? : pcidev;
2480 ssb_write32(gpiodev, B43_GPIO_CONTROL,
2481 (ssb_read32(gpiodev, B43_GPIO_CONTROL)
2487 /* Turn off all GPIO stuff. Call this on module unload, for example. */
2488 static void b43_gpio_cleanup(struct b43_wldev *dev)
2490 struct ssb_bus *bus = dev->dev->bus;
2491 struct ssb_device *gpiodev, *pcidev = NULL;
2493 #ifdef CONFIG_SSB_DRIVER_PCICORE
2494 pcidev = bus->pcicore.dev;
2496 gpiodev = bus->chipco.dev ? : pcidev;
2499 ssb_write32(gpiodev, B43_GPIO_CONTROL, 0);
2502 /* http://bcm-specs.sipsolutions.net/EnableMac */
2503 void b43_mac_enable(struct b43_wldev *dev)
2505 if (b43_debug(dev, B43_DBG_FIRMWARE)) {
2508 fwstate = b43_shm_read16(dev, B43_SHM_SHARED,
2509 B43_SHM_SH_UCODESTAT);
2510 if ((fwstate != B43_SHM_SH_UCODESTAT_SUSP) &&
2511 (fwstate != B43_SHM_SH_UCODESTAT_SLEEP)) {
2512 b43err(dev->wl, "b43_mac_enable(): The firmware "
2513 "should be suspended, but current state is %u\n",
2518 dev->mac_suspended--;
2519 B43_WARN_ON(dev->mac_suspended < 0);
2520 if (dev->mac_suspended == 0) {
2521 b43_write32(dev, B43_MMIO_MACCTL,
2522 b43_read32(dev, B43_MMIO_MACCTL)
2523 | B43_MACCTL_ENABLED);
2524 b43_write32(dev, B43_MMIO_GEN_IRQ_REASON,
2525 B43_IRQ_MAC_SUSPENDED);
2527 b43_read32(dev, B43_MMIO_MACCTL);
2528 b43_read32(dev, B43_MMIO_GEN_IRQ_REASON);
2529 b43_power_saving_ctl_bits(dev, 0);
2533 /* http://bcm-specs.sipsolutions.net/SuspendMAC */
2534 void b43_mac_suspend(struct b43_wldev *dev)
2540 B43_WARN_ON(dev->mac_suspended < 0);
2542 if (dev->mac_suspended == 0) {
2543 b43_power_saving_ctl_bits(dev, B43_PS_AWAKE);
2544 b43_write32(dev, B43_MMIO_MACCTL,
2545 b43_read32(dev, B43_MMIO_MACCTL)
2546 & ~B43_MACCTL_ENABLED);
2547 /* force pci to flush the write */
2548 b43_read32(dev, B43_MMIO_MACCTL);
2549 for (i = 35; i; i--) {
2550 tmp = b43_read32(dev, B43_MMIO_GEN_IRQ_REASON);
2551 if (tmp & B43_IRQ_MAC_SUSPENDED)
2555 /* Hm, it seems this will take some time. Use msleep(). */
2556 for (i = 40; i; i--) {
2557 tmp = b43_read32(dev, B43_MMIO_GEN_IRQ_REASON);
2558 if (tmp & B43_IRQ_MAC_SUSPENDED)
2562 b43err(dev->wl, "MAC suspend failed\n");
2565 dev->mac_suspended++;
2568 static void b43_adjust_opmode(struct b43_wldev *dev)
2570 struct b43_wl *wl = dev->wl;
2574 ctl = b43_read32(dev, B43_MMIO_MACCTL);
2575 /* Reset status to STA infrastructure mode. */
2576 ctl &= ~B43_MACCTL_AP;
2577 ctl &= ~B43_MACCTL_KEEP_CTL;
2578 ctl &= ~B43_MACCTL_KEEP_BADPLCP;
2579 ctl &= ~B43_MACCTL_KEEP_BAD;
2580 ctl &= ~B43_MACCTL_PROMISC;
2581 ctl &= ~B43_MACCTL_BEACPROMISC;
2582 ctl |= B43_MACCTL_INFRA;
2584 if (b43_is_mode(wl, IEEE80211_IF_TYPE_AP) ||
2585 b43_is_mode(wl, IEEE80211_IF_TYPE_MESH_POINT))
2586 ctl |= B43_MACCTL_AP;
2587 else if (b43_is_mode(wl, IEEE80211_IF_TYPE_IBSS))
2588 ctl &= ~B43_MACCTL_INFRA;
2590 if (wl->filter_flags & FIF_CONTROL)
2591 ctl |= B43_MACCTL_KEEP_CTL;
2592 if (wl->filter_flags & FIF_FCSFAIL)
2593 ctl |= B43_MACCTL_KEEP_BAD;
2594 if (wl->filter_flags & FIF_PLCPFAIL)
2595 ctl |= B43_MACCTL_KEEP_BADPLCP;
2596 if (wl->filter_flags & FIF_PROMISC_IN_BSS)
2597 ctl |= B43_MACCTL_PROMISC;
2598 if (wl->filter_flags & FIF_BCN_PRBRESP_PROMISC)
2599 ctl |= B43_MACCTL_BEACPROMISC;
2601 /* Workaround: On old hardware the HW-MAC-address-filter
2602 * doesn't work properly, so always run promisc in filter
2603 * it in software. */
2604 if (dev->dev->id.revision <= 4)
2605 ctl |= B43_MACCTL_PROMISC;
2607 b43_write32(dev, B43_MMIO_MACCTL, ctl);
2610 if ((ctl & B43_MACCTL_INFRA) && !(ctl & B43_MACCTL_AP)) {
2611 if (dev->dev->bus->chip_id == 0x4306 &&
2612 dev->dev->bus->chip_rev == 3)
2617 b43_write16(dev, 0x612, cfp_pretbtt);
2620 static void b43_rate_memory_write(struct b43_wldev *dev, u16 rate, int is_ofdm)
2626 offset += (b43_plcp_get_ratecode_ofdm(rate) & 0x000F) * 2;
2629 offset += (b43_plcp_get_ratecode_cck(rate) & 0x000F) * 2;
2631 b43_shm_write16(dev, B43_SHM_SHARED, offset + 0x20,
2632 b43_shm_read16(dev, B43_SHM_SHARED, offset));
2635 static void b43_rate_memory_init(struct b43_wldev *dev)
2637 switch (dev->phy.type) {
2641 b43_rate_memory_write(dev, B43_OFDM_RATE_6MB, 1);
2642 b43_rate_memory_write(dev, B43_OFDM_RATE_12MB, 1);
2643 b43_rate_memory_write(dev, B43_OFDM_RATE_18MB, 1);
2644 b43_rate_memory_write(dev, B43_OFDM_RATE_24MB, 1);
2645 b43_rate_memory_write(dev, B43_OFDM_RATE_36MB, 1);
2646 b43_rate_memory_write(dev, B43_OFDM_RATE_48MB, 1);
2647 b43_rate_memory_write(dev, B43_OFDM_RATE_54MB, 1);
2648 if (dev->phy.type == B43_PHYTYPE_A)
2652 b43_rate_memory_write(dev, B43_CCK_RATE_1MB, 0);
2653 b43_rate_memory_write(dev, B43_CCK_RATE_2MB, 0);
2654 b43_rate_memory_write(dev, B43_CCK_RATE_5MB, 0);
2655 b43_rate_memory_write(dev, B43_CCK_RATE_11MB, 0);
2662 /* Set the default values for the PHY TX Control Words. */
2663 static void b43_set_phytxctl_defaults(struct b43_wldev *dev)
2667 ctl |= B43_TXH_PHY_ENC_CCK;
2668 ctl |= B43_TXH_PHY_ANT01AUTO;
2669 ctl |= B43_TXH_PHY_TXPWR;
2671 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_BEACPHYCTL, ctl);
2672 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_ACKCTSPHYCTL, ctl);
2673 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_PRPHYCTL, ctl);
2676 /* Set the TX-Antenna for management frames sent by firmware. */
2677 static void b43_mgmtframe_txantenna(struct b43_wldev *dev, int antenna)
2682 ant = b43_antenna_to_phyctl(antenna);
2685 tmp = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_ACKCTSPHYCTL);
2686 tmp = (tmp & ~B43_TXH_PHY_ANT) | ant;
2687 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_ACKCTSPHYCTL, tmp);
2688 /* For Probe Resposes */
2689 tmp = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_PRPHYCTL);
2690 tmp = (tmp & ~B43_TXH_PHY_ANT) | ant;
2691 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_PRPHYCTL, tmp);
2694 /* This is the opposite of b43_chip_init() */
2695 static void b43_chip_exit(struct b43_wldev *dev)
2697 b43_gpio_cleanup(dev);
2698 /* firmware is released later */
2701 /* Initialize the chip
2702 * http://bcm-specs.sipsolutions.net/ChipInit
2704 static int b43_chip_init(struct b43_wldev *dev)
2706 struct b43_phy *phy = &dev->phy;
2708 u32 value32, macctl;
2711 /* Initialize the MAC control */
2712 macctl = B43_MACCTL_IHR_ENABLED | B43_MACCTL_SHM_ENABLED;
2714 macctl |= B43_MACCTL_GMODE;
2715 macctl |= B43_MACCTL_INFRA;
2716 b43_write32(dev, B43_MMIO_MACCTL, macctl);
2718 err = b43_request_firmware(dev);
2721 err = b43_upload_microcode(dev);
2723 goto out; /* firmware is released later */
2725 err = b43_gpio_init(dev);
2727 goto out; /* firmware is released later */
2729 err = b43_upload_initvals(dev);
2731 goto err_gpio_clean;
2733 b43_write16(dev, 0x03E6, 0x0000);
2734 err = b43_phy_init(dev);
2736 goto err_gpio_clean;
2738 /* Disable Interference Mitigation. */
2739 if (phy->ops->interf_mitigation)
2740 phy->ops->interf_mitigation(dev, B43_INTERFMODE_NONE);
2742 /* Select the antennae */
2743 if (phy->ops->set_rx_antenna)
2744 phy->ops->set_rx_antenna(dev, B43_ANTENNA_DEFAULT);
2745 b43_mgmtframe_txantenna(dev, B43_ANTENNA_DEFAULT);
2747 if (phy->type == B43_PHYTYPE_B) {
2748 value16 = b43_read16(dev, 0x005E);
2750 b43_write16(dev, 0x005E, value16);
2752 b43_write32(dev, 0x0100, 0x01000000);
2753 if (dev->dev->id.revision < 5)
2754 b43_write32(dev, 0x010C, 0x01000000);
2756 b43_write32(dev, B43_MMIO_MACCTL, b43_read32(dev, B43_MMIO_MACCTL)
2757 & ~B43_MACCTL_INFRA);
2758 b43_write32(dev, B43_MMIO_MACCTL, b43_read32(dev, B43_MMIO_MACCTL)
2759 | B43_MACCTL_INFRA);
2761 /* Probe Response Timeout value */
2762 /* FIXME: Default to 0, has to be set by ioctl probably... :-/ */
2763 b43_shm_write16(dev, B43_SHM_SHARED, 0x0074, 0x0000);
2765 /* Initially set the wireless operation mode. */
2766 b43_adjust_opmode(dev);
2768 if (dev->dev->id.revision < 3) {
2769 b43_write16(dev, 0x060E, 0x0000);
2770 b43_write16(dev, 0x0610, 0x8000);
2771 b43_write16(dev, 0x0604, 0x0000);
2772 b43_write16(dev, 0x0606, 0x0200);
2774 b43_write32(dev, 0x0188, 0x80000000);
2775 b43_write32(dev, 0x018C, 0x02000000);
2777 b43_write32(dev, B43_MMIO_GEN_IRQ_REASON, 0x00004000);
2778 b43_write32(dev, B43_MMIO_DMA0_IRQ_MASK, 0x0001DC00);
2779 b43_write32(dev, B43_MMIO_DMA1_IRQ_MASK, 0x0000DC00);
2780 b43_write32(dev, B43_MMIO_DMA2_IRQ_MASK, 0x0000DC00);
2781 b43_write32(dev, B43_MMIO_DMA3_IRQ_MASK, 0x0001DC00);
2782 b43_write32(dev, B43_MMIO_DMA4_IRQ_MASK, 0x0000DC00);
2783 b43_write32(dev, B43_MMIO_DMA5_IRQ_MASK, 0x0000DC00);
2785 value32 = ssb_read32(dev->dev, SSB_TMSLOW);
2786 value32 |= 0x00100000;
2787 ssb_write32(dev->dev, SSB_TMSLOW, value32);
2789 b43_write16(dev, B43_MMIO_POWERUP_DELAY,
2790 dev->dev->bus->chipco.fast_pwrup_delay);
2793 b43dbg(dev->wl, "Chip initialized\n");
2798 b43_gpio_cleanup(dev);
2802 static void b43_periodic_every60sec(struct b43_wldev *dev)
2804 const struct b43_phy_operations *ops = dev->phy.ops;
2806 if (ops->pwork_60sec)
2807 ops->pwork_60sec(dev);
2810 static void b43_periodic_every30sec(struct b43_wldev *dev)
2812 /* Update device statistics. */
2813 b43_calculate_link_quality(dev);
2816 static void b43_periodic_every15sec(struct b43_wldev *dev)
2818 struct b43_phy *phy = &dev->phy;
2821 if (dev->fw.opensource) {
2822 /* Check if the firmware is still alive.
2823 * It will reset the watchdog counter to 0 in its idle loop. */
2824 wdr = b43_shm_read16(dev, B43_SHM_SCRATCH, B43_WATCHDOG_REG);
2825 if (unlikely(wdr)) {
2826 b43err(dev->wl, "Firmware watchdog: The firmware died!\n");
2827 b43_controller_restart(dev, "Firmware watchdog");
2830 b43_shm_write16(dev, B43_SHM_SCRATCH,
2831 B43_WATCHDOG_REG, 1);
2835 if (phy->ops->pwork_15sec)
2836 phy->ops->pwork_15sec(dev);
2838 phy->ops->xmitpower(dev);
2840 atomic_set(&phy->txerr_cnt, B43_PHY_TX_BADNESS_LIMIT);
2844 static void do_periodic_work(struct b43_wldev *dev)
2848 state = dev->periodic_state;
2850 b43_periodic_every60sec(dev);
2852 b43_periodic_every30sec(dev);
2853 b43_periodic_every15sec(dev);
2856 /* Periodic work locking policy:
2857 * The whole periodic work handler is protected by
2858 * wl->mutex. If another lock is needed somewhere in the
2859 * pwork callchain, it's aquired in-place, where it's needed.
2861 static void b43_periodic_work_handler(struct work_struct *work)
2863 struct b43_wldev *dev = container_of(work, struct b43_wldev,
2864 periodic_work.work);
2865 struct b43_wl *wl = dev->wl;
2866 unsigned long delay;
2868 mutex_lock(&wl->mutex);
2870 if (unlikely(b43_status(dev) != B43_STAT_STARTED))
2872 if (b43_debug(dev, B43_DBG_PWORK_STOP))
2875 do_periodic_work(dev);
2877 dev->periodic_state++;
2879 if (b43_debug(dev, B43_DBG_PWORK_FAST))
2880 delay = msecs_to_jiffies(50);
2882 delay = round_jiffies_relative(HZ * 15);
2883 queue_delayed_work(wl->hw->workqueue, &dev->periodic_work, delay);
2885 mutex_unlock(&wl->mutex);
2888 static void b43_periodic_tasks_setup(struct b43_wldev *dev)
2890 struct delayed_work *work = &dev->periodic_work;
2892 dev->periodic_state = 0;
2893 INIT_DELAYED_WORK(work, b43_periodic_work_handler);
2894 queue_delayed_work(dev->wl->hw->workqueue, work, 0);
2897 /* Check if communication with the device works correctly. */
2898 static int b43_validate_chipaccess(struct b43_wldev *dev)
2902 backup = b43_shm_read32(dev, B43_SHM_SHARED, 0);
2904 /* Check for read/write and endianness problems. */
2905 b43_shm_write32(dev, B43_SHM_SHARED, 0, 0x55AAAA55);
2906 if (b43_shm_read32(dev, B43_SHM_SHARED, 0) != 0x55AAAA55)
2908 b43_shm_write32(dev, B43_SHM_SHARED, 0, 0xAA5555AA);
2909 if (b43_shm_read32(dev, B43_SHM_SHARED, 0) != 0xAA5555AA)
2912 b43_shm_write32(dev, B43_SHM_SHARED, 0, backup);
2914 if ((dev->dev->id.revision >= 3) && (dev->dev->id.revision <= 10)) {
2915 /* The 32bit register shadows the two 16bit registers
2916 * with update sideeffects. Validate this. */
2917 b43_write16(dev, B43_MMIO_TSF_CFP_START, 0xAAAA);
2918 b43_write32(dev, B43_MMIO_TSF_CFP_START, 0xCCCCBBBB);
2919 if (b43_read16(dev, B43_MMIO_TSF_CFP_START_LOW) != 0xBBBB)
2921 if (b43_read16(dev, B43_MMIO_TSF_CFP_START_HIGH) != 0xCCCC)
2924 b43_write32(dev, B43_MMIO_TSF_CFP_START, 0);
2926 v = b43_read32(dev, B43_MMIO_MACCTL);
2927 v |= B43_MACCTL_GMODE;
2928 if (v != (B43_MACCTL_GMODE | B43_MACCTL_IHR_ENABLED))
2933 b43err(dev->wl, "Failed to validate the chipaccess\n");
2937 static void b43_security_init(struct b43_wldev *dev)
2939 dev->max_nr_keys = (dev->dev->id.revision >= 5) ? 58 : 20;
2940 B43_WARN_ON(dev->max_nr_keys > ARRAY_SIZE(dev->key));
2941 dev->ktp = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_KTP);
2942 /* KTP is a word address, but we address SHM bytewise.
2943 * So multiply by two.
2946 if (dev->dev->id.revision >= 5) {
2947 /* Number of RCMTA address slots */
2948 b43_write16(dev, B43_MMIO_RCMTA_COUNT, dev->max_nr_keys - 8);
2950 b43_clear_keys(dev);
2953 static int b43_rng_read(struct hwrng *rng, u32 * data)
2955 struct b43_wl *wl = (struct b43_wl *)rng->priv;
2956 unsigned long flags;
2958 /* Don't take wl->mutex here, as it could deadlock with
2959 * hwrng internal locking. It's not needed to take
2960 * wl->mutex here, anyway. */
2962 spin_lock_irqsave(&wl->irq_lock, flags);
2963 *data = b43_read16(wl->current_dev, B43_MMIO_RNG);
2964 spin_unlock_irqrestore(&wl->irq_lock, flags);
2966 return (sizeof(u16));
2969 static void b43_rng_exit(struct b43_wl *wl)
2971 if (wl->rng_initialized)
2972 hwrng_unregister(&wl->rng);
2975 static int b43_rng_init(struct b43_wl *wl)
2979 snprintf(wl->rng_name, ARRAY_SIZE(wl->rng_name),
2980 "%s_%s", KBUILD_MODNAME, wiphy_name(wl->hw->wiphy));
2981 wl->rng.name = wl->rng_name;
2982 wl->rng.data_read = b43_rng_read;
2983 wl->rng.priv = (unsigned long)wl;
2984 wl->rng_initialized = 1;
2985 err = hwrng_register(&wl->rng);
2987 wl->rng_initialized = 0;
2988 b43err(wl, "Failed to register the random "
2989 "number generator (%d)\n", err);
2995 static int b43_op_tx(struct ieee80211_hw *hw,
2996 struct sk_buff *skb)
2998 struct b43_wl *wl = hw_to_b43_wl(hw);
2999 struct b43_wldev *dev = wl->current_dev;
3000 unsigned long flags;
3003 if (unlikely(skb->len < 2 + 2 + 6)) {
3004 /* Too short, this can't be a valid frame. */
3007 B43_WARN_ON(skb_shinfo(skb)->nr_frags);
3011 /* Transmissions on seperate queues can run concurrently. */
3012 read_lock_irqsave(&wl->tx_lock, flags);
3015 if (likely(b43_status(dev) >= B43_STAT_STARTED)) {
3016 if (b43_using_pio_transfers(dev))
3017 err = b43_pio_tx(dev, skb);
3019 err = b43_dma_tx(dev, skb);
3022 read_unlock_irqrestore(&wl->tx_lock, flags);
3026 return NETDEV_TX_OK;
3029 /* We can not transmit this packet. Drop it. */
3030 dev_kfree_skb_any(skb);
3031 return NETDEV_TX_OK;
3034 /* Locking: wl->irq_lock */
3035 static void b43_qos_params_upload(struct b43_wldev *dev,
3036 const struct ieee80211_tx_queue_params *p,
3039 u16 params[B43_NR_QOSPARAMS];
3043 bslots = b43_read16(dev, B43_MMIO_RNG) & p->cw_min;
3045 memset(¶ms, 0, sizeof(params));
3047 params[B43_QOSPARAM_TXOP] = p->txop * 32;
3048 params[B43_QOSPARAM_CWMIN] = p->cw_min;
3049 params[B43_QOSPARAM_CWMAX] = p->cw_max;
3050 params[B43_QOSPARAM_CWCUR] = p->cw_min;
3051 params[B43_QOSPARAM_AIFS] = p->aifs;
3052 params[B43_QOSPARAM_BSLOTS] = bslots;
3053 params[B43_QOSPARAM_REGGAP] = bslots + p->aifs;
3055 for (i = 0; i < ARRAY_SIZE(params); i++) {
3056 if (i == B43_QOSPARAM_STATUS) {
3057 tmp = b43_shm_read16(dev, B43_SHM_SHARED,
3058 shm_offset + (i * 2));
3059 /* Mark the parameters as updated. */
3061 b43_shm_write16(dev, B43_SHM_SHARED,
3062 shm_offset + (i * 2),
3065 b43_shm_write16(dev, B43_SHM_SHARED,
3066 shm_offset + (i * 2),
3072 /* Update the QOS parameters in hardware. */
3073 static void b43_qos_update(struct b43_wldev *dev)
3075 struct b43_wl *wl = dev->wl;
3076 struct b43_qos_params *params;
3077 unsigned long flags;
3080 /* Mapping of mac80211 queues to b43 SHM offsets. */
3081 static const u16 qos_shm_offsets[] = {
3082 [0] = B43_QOS_VOICE,
3083 [1] = B43_QOS_VIDEO,
3084 [2] = B43_QOS_BESTEFFORT,
3085 [3] = B43_QOS_BACKGROUND,
3087 BUILD_BUG_ON(ARRAY_SIZE(qos_shm_offsets) != ARRAY_SIZE(wl->qos_params));
3089 b43_mac_suspend(dev);
3090 spin_lock_irqsave(&wl->irq_lock, flags);
3092 for (i = 0; i < ARRAY_SIZE(wl->qos_params); i++) {
3093 params = &(wl->qos_params[i]);
3094 if (params->need_hw_update) {
3095 b43_qos_params_upload(dev, &(params->p),
3096 qos_shm_offsets[i]);
3097 params->need_hw_update = 0;
3101 spin_unlock_irqrestore(&wl->irq_lock, flags);
3102 b43_mac_enable(dev);
3105 static void b43_qos_clear(struct b43_wl *wl)
3107 struct b43_qos_params *params;
3110 for (i = 0; i < ARRAY_SIZE(wl->qos_params); i++) {
3111 params = &(wl->qos_params[i]);
3113 memset(&(params->p), 0, sizeof(params->p));
3114 params->p.aifs = -1;
3115 params->need_hw_update = 1;
3119 /* Initialize the core's QOS capabilities */
3120 static void b43_qos_init(struct b43_wldev *dev)
3122 struct b43_wl *wl = dev->wl;
3125 /* Upload the current QOS parameters. */
3126 for (i = 0; i < ARRAY_SIZE(wl->qos_params); i++)
3127 wl->qos_params[i].need_hw_update = 1;
3128 b43_qos_update(dev);
3130 /* Enable QOS support. */
3131 b43_hf_write(dev, b43_hf_read(dev) | B43_HF_EDCF);
3132 b43_write16(dev, B43_MMIO_IFSCTL,
3133 b43_read16(dev, B43_MMIO_IFSCTL)
3134 | B43_MMIO_IFSCTL_USE_EDCF);
3137 static void b43_qos_update_work(struct work_struct *work)
3139 struct b43_wl *wl = container_of(work, struct b43_wl, qos_update_work);
3140 struct b43_wldev *dev;
3142 mutex_lock(&wl->mutex);
3143 dev = wl->current_dev;
3144 if (likely(dev && (b43_status(dev) >= B43_STAT_INITIALIZED)))
3145 b43_qos_update(dev);
3146 mutex_unlock(&wl->mutex);
3149 static int b43_op_conf_tx(struct ieee80211_hw *hw, u16 _queue,
3150 const struct ieee80211_tx_queue_params *params)
3152 struct b43_wl *wl = hw_to_b43_wl(hw);
3153 unsigned long flags;
3154 unsigned int queue = (unsigned int)_queue;
3155 struct b43_qos_params *p;
3157 if (queue >= ARRAY_SIZE(wl->qos_params)) {
3158 /* Queue not available or don't support setting
3159 * params on this queue. Return success to not
3160 * confuse mac80211. */
3164 spin_lock_irqsave(&wl->irq_lock, flags);
3165 p = &(wl->qos_params[queue]);
3166 memcpy(&(p->p), params, sizeof(p->p));
3167 p->need_hw_update = 1;
3168 spin_unlock_irqrestore(&wl->irq_lock, flags);
3170 queue_work(hw->workqueue, &wl->qos_update_work);
3175 static int b43_op_get_tx_stats(struct ieee80211_hw *hw,
3176 struct ieee80211_tx_queue_stats *stats)
3178 struct b43_wl *wl = hw_to_b43_wl(hw);
3179 struct b43_wldev *dev = wl->current_dev;
3180 unsigned long flags;
3185 spin_lock_irqsave(&wl->irq_lock, flags);
3186 if (likely(b43_status(dev) >= B43_STAT_STARTED)) {
3187 if (b43_using_pio_transfers(dev))
3188 b43_pio_get_tx_stats(dev, stats);
3190 b43_dma_get_tx_stats(dev, stats);
3193 spin_unlock_irqrestore(&wl->irq_lock, flags);
3198 static int b43_op_get_stats(struct ieee80211_hw *hw,
3199 struct ieee80211_low_level_stats *stats)
3201 struct b43_wl *wl = hw_to_b43_wl(hw);
3202 unsigned long flags;
3204 spin_lock_irqsave(&wl->irq_lock, flags);
3205 memcpy(stats, &wl->ieee_stats, sizeof(*stats));
3206 spin_unlock_irqrestore(&wl->irq_lock, flags);
3211 static void b43_put_phy_into_reset(struct b43_wldev *dev)
3213 struct ssb_device *sdev = dev->dev;
3216 tmslow = ssb_read32(sdev, SSB_TMSLOW);
3217 tmslow &= ~B43_TMSLOW_GMODE;
3218 tmslow |= B43_TMSLOW_PHYRESET;
3219 tmslow |= SSB_TMSLOW_FGC;
3220 ssb_write32(sdev, SSB_TMSLOW, tmslow);
3223 tmslow = ssb_read32(sdev, SSB_TMSLOW);
3224 tmslow &= ~SSB_TMSLOW_FGC;
3225 tmslow |= B43_TMSLOW_PHYRESET;
3226 ssb_write32(sdev, SSB_TMSLOW, tmslow);
3230 static const char * band_to_string(enum ieee80211_band band)
3233 case IEEE80211_BAND_5GHZ:
3235 case IEEE80211_BAND_2GHZ:
3244 /* Expects wl->mutex locked */
3245 static int b43_switch_band(struct b43_wl *wl, struct ieee80211_channel *chan)
3247 struct b43_wldev *up_dev = NULL;
3248 struct b43_wldev *down_dev;
3249 struct b43_wldev *d;
3254 /* Find a device and PHY which supports the band. */
3255 list_for_each_entry(d, &wl->devlist, list) {
3256 switch (chan->band) {
3257 case IEEE80211_BAND_5GHZ:
3258 if (d->phy.supports_5ghz) {
3263 case IEEE80211_BAND_2GHZ:
3264 if (d->phy.supports_2ghz) {
3277 b43err(wl, "Could not find a device for %s-GHz band operation\n",
3278 band_to_string(chan->band));
3281 if ((up_dev == wl->current_dev) &&
3282 (!!wl->current_dev->phy.gmode == !!gmode)) {
3283 /* This device is already running. */
3286 b43dbg(wl, "Switching to %s-GHz band\n",
3287 band_to_string(chan->band));
3288 down_dev = wl->current_dev;
3290 prev_status = b43_status(down_dev);
3291 /* Shutdown the currently running core. */
3292 if (prev_status >= B43_STAT_STARTED)
3293 b43_wireless_core_stop(down_dev);
3294 if (prev_status >= B43_STAT_INITIALIZED)
3295 b43_wireless_core_exit(down_dev);
3297 if (down_dev != up_dev) {
3298 /* We switch to a different core, so we put PHY into
3299 * RESET on the old core. */
3300 b43_put_phy_into_reset(down_dev);
3303 /* Now start the new core. */
3304 up_dev->phy.gmode = gmode;
3305 if (prev_status >= B43_STAT_INITIALIZED) {
3306 err = b43_wireless_core_init(up_dev);
3308 b43err(wl, "Fatal: Could not initialize device for "
3309 "selected %s-GHz band\n",
3310 band_to_string(chan->band));
3314 if (prev_status >= B43_STAT_STARTED) {
3315 err = b43_wireless_core_start(up_dev);
3317 b43err(wl, "Fatal: Coult not start device for "
3318 "selected %s-GHz band\n",
3319 band_to_string(chan->band));
3320 b43_wireless_core_exit(up_dev);
3324 B43_WARN_ON(b43_status(up_dev) != prev_status);
3326 wl->current_dev = up_dev;
3330 /* Whoops, failed to init the new core. No core is operating now. */
3331 wl->current_dev = NULL;
3335 static int b43_op_config(struct ieee80211_hw *hw, struct ieee80211_conf *conf)
3337 struct b43_wl *wl = hw_to_b43_wl(hw);
3338 struct b43_wldev *dev;
3339 struct b43_phy *phy;
3340 unsigned long flags;
3345 mutex_lock(&wl->mutex);
3347 /* Switch the band (if necessary). This might change the active core. */
3348 err = b43_switch_band(wl, conf->channel);
3350 goto out_unlock_mutex;
3351 dev = wl->current_dev;
3354 /* Disable IRQs while reconfiguring the device.
3355 * This makes it possible to drop the spinlock throughout
3356 * the reconfiguration process. */
3357 spin_lock_irqsave(&wl->irq_lock, flags);
3358 if (b43_status(dev) < B43_STAT_STARTED) {
3359 spin_unlock_irqrestore(&wl->irq_lock, flags);
3360 goto out_unlock_mutex;
3362 savedirqs = b43_interrupt_disable(dev, B43_IRQ_ALL);
3363 spin_unlock_irqrestore(&wl->irq_lock, flags);
3364 b43_synchronize_irq(dev);
3366 /* Switch to the requested channel.
3367 * The firmware takes care of races with the TX handler. */
3368 if (conf->channel->hw_value != phy->channel)
3369 b43_switch_channel(dev, conf->channel->hw_value);
3371 /* Enable/Disable ShortSlot timing. */
3372 if ((!!(conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME)) !=
3374 B43_WARN_ON(phy->type != B43_PHYTYPE_G);
3375 if (conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME)
3376 b43_short_slot_timing_enable(dev);
3378 b43_short_slot_timing_disable(dev);
3381 dev->wl->radiotap_enabled = !!(conf->flags & IEEE80211_CONF_RADIOTAP);
3383 /* Adjust the desired TX power level. */
3384 if (conf->power_level != 0) {
3385 if (conf->power_level != phy->power_level) {
3386 phy->power_level = conf->power_level;
3387 phy->ops->xmitpower(dev);
3391 /* Antennas for RX and management frame TX. */
3392 antenna = b43_antenna_from_ieee80211(dev, conf->antenna_sel_tx);
3393 b43_mgmtframe_txantenna(dev, antenna);
3394 antenna = b43_antenna_from_ieee80211(dev, conf->antenna_sel_rx);
3395 if (phy->ops->set_rx_antenna)
3396 phy->ops->set_rx_antenna(dev, antenna);
3398 /* Update templates for AP/mesh mode. */
3399 if (b43_is_mode(wl, IEEE80211_IF_TYPE_AP) ||
3400 b43_is_mode(wl, IEEE80211_IF_TYPE_MESH_POINT))
3401 b43_set_beacon_int(dev, conf->beacon_int);
3403 if (!!conf->radio_enabled != phy->radio_on) {
3404 if (conf->radio_enabled) {
3405 b43_software_rfkill(dev, RFKILL_STATE_UNBLOCKED);
3406 b43info(dev->wl, "Radio turned on by software\n");
3407 if (!dev->radio_hw_enable) {
3408 b43info(dev->wl, "The hardware RF-kill button "
3409 "still turns the radio physically off. "
3410 "Press the button to turn it on.\n");
3413 b43_software_rfkill(dev, RFKILL_STATE_SOFT_BLOCKED);
3414 b43info(dev->wl, "Radio turned off by software\n");
3418 spin_lock_irqsave(&wl->irq_lock, flags);
3419 b43_interrupt_enable(dev, savedirqs);
3421 spin_unlock_irqrestore(&wl->irq_lock, flags);
3423 mutex_unlock(&wl->mutex);
3428 static int b43_op_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
3429 const u8 *local_addr, const u8 *addr,
3430 struct ieee80211_key_conf *key)
3432 struct b43_wl *wl = hw_to_b43_wl(hw);
3433 struct b43_wldev *dev;
3434 unsigned long flags;
3438 DECLARE_MAC_BUF(mac);
3440 if (modparam_nohwcrypt)
3441 return -ENOSPC; /* User disabled HW-crypto */
3443 mutex_lock(&wl->mutex);
3444 spin_lock_irqsave(&wl->irq_lock, flags);
3446 dev = wl->current_dev;
3448 if (!dev || b43_status(dev) < B43_STAT_INITIALIZED)
3451 if (dev->fw.pcm_request_failed) {
3452 /* We don't have firmware for the crypto engine.
3453 * Must use software-crypto. */
3461 if (key->keylen == 5)
3462 algorithm = B43_SEC_ALGO_WEP40;
3464 algorithm = B43_SEC_ALGO_WEP104;
3467 algorithm = B43_SEC_ALGO_TKIP;
3470 algorithm = B43_SEC_ALGO_AES;
3476 index = (u8) (key->keyidx);
3482 if (algorithm == B43_SEC_ALGO_TKIP) {
3483 /* FIXME: No TKIP hardware encryption for now. */
3488 if (is_broadcast_ether_addr(addr)) {
3489 /* addr is FF:FF:FF:FF:FF:FF for default keys */
3490 err = b43_key_write(dev, index, algorithm,
3491 key->key, key->keylen, NULL, key);
3494 * either pairwise key or address is 00:00:00:00:00:00
3495 * for transmit-only keys
3497 err = b43_key_write(dev, -1, algorithm,
3498 key->key, key->keylen, addr, key);
3503 if (algorithm == B43_SEC_ALGO_WEP40 ||
3504 algorithm == B43_SEC_ALGO_WEP104) {
3505 b43_hf_write(dev, b43_hf_read(dev) | B43_HF_USEDEFKEYS);
3508 b43_hf_read(dev) & ~B43_HF_USEDEFKEYS);
3510 key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
3513 err = b43_key_clear(dev, key->hw_key_idx);
3522 spin_unlock_irqrestore(&wl->irq_lock, flags);
3523 mutex_unlock(&wl->mutex);
3525 b43dbg(wl, "%s hardware based encryption for keyidx: %d, "
3527 cmd == SET_KEY ? "Using" : "Disabling", key->keyidx,
3528 print_mac(mac, addr));
3533 static void b43_op_configure_filter(struct ieee80211_hw *hw,
3534 unsigned int changed, unsigned int *fflags,
3535 int mc_count, struct dev_addr_list *mc_list)
3537 struct b43_wl *wl = hw_to_b43_wl(hw);
3538 struct b43_wldev *dev = wl->current_dev;
3539 unsigned long flags;
3546 spin_lock_irqsave(&wl->irq_lock, flags);
3547 *fflags &= FIF_PROMISC_IN_BSS |
3553 FIF_BCN_PRBRESP_PROMISC;
3555 changed &= FIF_PROMISC_IN_BSS |
3561 FIF_BCN_PRBRESP_PROMISC;
3563 wl->filter_flags = *fflags;
3565 if (changed && b43_status(dev) >= B43_STAT_INITIALIZED)
3566 b43_adjust_opmode(dev);
3567 spin_unlock_irqrestore(&wl->irq_lock, flags);
3570 static int b43_op_config_interface(struct ieee80211_hw *hw,
3571 struct ieee80211_vif *vif,
3572 struct ieee80211_if_conf *conf)
3574 struct b43_wl *wl = hw_to_b43_wl(hw);
3575 struct b43_wldev *dev = wl->current_dev;
3576 unsigned long flags;
3580 mutex_lock(&wl->mutex);
3581 spin_lock_irqsave(&wl->irq_lock, flags);
3582 B43_WARN_ON(wl->vif != vif);
3584 memcpy(wl->bssid, conf->bssid, ETH_ALEN);
3586 memset(wl->bssid, 0, ETH_ALEN);
3587 if (b43_status(dev) >= B43_STAT_INITIALIZED) {
3588 if (b43_is_mode(wl, IEEE80211_IF_TYPE_AP) ||
3589 b43_is_mode(wl, IEEE80211_IF_TYPE_MESH_POINT)) {
3590 B43_WARN_ON(vif->type != wl->if_type);
3591 if (conf->changed & IEEE80211_IFCC_SSID)
3592 b43_set_ssid(dev, conf->ssid, conf->ssid_len);
3593 if (conf->changed & IEEE80211_IFCC_BEACON)
3594 b43_update_templates(wl);
3595 } else if (b43_is_mode(wl, IEEE80211_IF_TYPE_IBSS)) {
3596 if (conf->changed & IEEE80211_IFCC_BEACON)
3597 b43_update_templates(wl);
3599 b43_write_mac_bssid_templates(dev);
3601 spin_unlock_irqrestore(&wl->irq_lock, flags);
3602 mutex_unlock(&wl->mutex);
3607 /* Locking: wl->mutex */
3608 static void b43_wireless_core_stop(struct b43_wldev *dev)
3610 struct b43_wl *wl = dev->wl;
3611 unsigned long flags;
3613 if (b43_status(dev) < B43_STAT_STARTED)
3616 /* Disable and sync interrupts. We must do this before than
3617 * setting the status to INITIALIZED, as the interrupt handler
3618 * won't care about IRQs then. */
3619 spin_lock_irqsave(&wl->irq_lock, flags);
3620 dev->irq_savedstate = b43_interrupt_disable(dev, B43_IRQ_ALL);
3621 b43_read32(dev, B43_MMIO_GEN_IRQ_MASK); /* flush */
3622 spin_unlock_irqrestore(&wl->irq_lock, flags);
3623 b43_synchronize_irq(dev);
3625 write_lock_irqsave(&wl->tx_lock, flags);
3626 b43_set_status(dev, B43_STAT_INITIALIZED);
3627 write_unlock_irqrestore(&wl->tx_lock, flags);
3630 mutex_unlock(&wl->mutex);
3631 /* Must unlock as it would otherwise deadlock. No races here.
3632 * Cancel the possibly running self-rearming periodic work. */
3633 cancel_delayed_work_sync(&dev->periodic_work);
3634 mutex_lock(&wl->mutex);
3636 b43_mac_suspend(dev);
3637 free_irq(dev->dev->irq, dev);
3638 b43dbg(wl, "Wireless interface stopped\n");
3641 /* Locking: wl->mutex */
3642 static int b43_wireless_core_start(struct b43_wldev *dev)
3646 B43_WARN_ON(b43_status(dev) != B43_STAT_INITIALIZED);
3648 drain_txstatus_queue(dev);
3649 err = request_irq(dev->dev->irq, b43_interrupt_handler,
3650 IRQF_SHARED, KBUILD_MODNAME, dev);
3652 b43err(dev->wl, "Cannot request IRQ-%d\n", dev->dev->irq);
3656 /* We are ready to run. */
3657 b43_set_status(dev, B43_STAT_STARTED);
3659 /* Start data flow (TX/RX). */
3660 b43_mac_enable(dev);
3661 b43_interrupt_enable(dev, dev->irq_savedstate);
3663 /* Start maintainance work */
3664 b43_periodic_tasks_setup(dev);
3666 b43dbg(dev->wl, "Wireless interface started\n");
3671 /* Get PHY and RADIO versioning numbers */
3672 static int b43_phy_versioning(struct b43_wldev *dev)
3674 struct b43_phy *phy = &dev->phy;
3682 int unsupported = 0;
3684 /* Get PHY versioning */
3685 tmp = b43_read16(dev, B43_MMIO_PHY_VER);
3686 analog_type = (tmp & B43_PHYVER_ANALOG) >> B43_PHYVER_ANALOG_SHIFT;
3687 phy_type = (tmp & B43_PHYVER_TYPE) >> B43_PHYVER_TYPE_SHIFT;
3688 phy_rev = (tmp & B43_PHYVER_VERSION);
3695 if (phy_rev != 2 && phy_rev != 4 && phy_rev != 6
3703 #ifdef CONFIG_B43_NPHY
3713 b43err(dev->wl, "FOUND UNSUPPORTED PHY "
3714 "(Analog %u, Type %u, Revision %u)\n",
3715 analog_type, phy_type, phy_rev);
3718 b43dbg(dev->wl, "Found PHY: Analog %u, Type %u, Revision %u\n",
3719 analog_type, phy_type, phy_rev);
3721 /* Get RADIO versioning */
3722 if (dev->dev->bus->chip_id == 0x4317) {
3723 if (dev->dev->bus->chip_rev == 0)
3725 else if (dev->dev->bus->chip_rev == 1)
3730 b43_write16(dev, B43_MMIO_RADIO_CONTROL, B43_RADIOCTL_ID);
3731 tmp = b43_read16(dev, B43_MMIO_RADIO_DATA_LOW);
3732 b43_write16(dev, B43_MMIO_RADIO_CONTROL, B43_RADIOCTL_ID);
3733 tmp |= (u32)b43_read16(dev, B43_MMIO_RADIO_DATA_HIGH) << 16;
3735 radio_manuf = (tmp & 0x00000FFF);
3736 radio_ver = (tmp & 0x0FFFF000) >> 12;
3737 radio_rev = (tmp & 0xF0000000) >> 28;
3738 if (radio_manuf != 0x17F /* Broadcom */)
3742 if (radio_ver != 0x2060)
3746 if (radio_manuf != 0x17F)
3750 if ((radio_ver & 0xFFF0) != 0x2050)
3754 if (radio_ver != 0x2050)
3758 if (radio_ver != 0x2055)
3765 b43err(dev->wl, "FOUND UNSUPPORTED RADIO "
3766 "(Manuf 0x%X, Version 0x%X, Revision %u)\n",
3767 radio_manuf, radio_ver, radio_rev);
3770 b43dbg(dev->wl, "Found Radio: Manuf 0x%X, Version 0x%X, Revision %u\n",
3771 radio_manuf, radio_ver, radio_rev);
3773 phy->radio_manuf = radio_manuf;
3774 phy->radio_ver = radio_ver;
3775 phy->radio_rev = radio_rev;
3777 phy->analog = analog_type;
3778 phy->type = phy_type;
3784 static void setup_struct_phy_for_init(struct b43_wldev *dev,
3785 struct b43_phy *phy)
3787 phy->hardware_power_control = !!modparam_hwpctl;
3788 /* PHY TX errors counter. */
3789 atomic_set(&phy->txerr_cnt, B43_PHY_TX_BADNESS_LIMIT);
3792 static void setup_struct_wldev_for_init(struct b43_wldev *dev)
3796 /* Assume the radio is enabled. If it's not enabled, the state will
3797 * immediately get fixed on the first periodic work run. */
3798 dev->radio_hw_enable = 1;
3801 memset(&dev->stats, 0, sizeof(dev->stats));
3803 setup_struct_phy_for_init(dev, &dev->phy);
3805 /* IRQ related flags */
3806 dev->irq_reason = 0;
3807 memset(dev->dma_reason, 0, sizeof(dev->dma_reason));
3808 dev->irq_savedstate = B43_IRQ_MASKTEMPLATE;
3810 dev->mac_suspended = 1;
3812 /* Noise calculation context */
3813 memset(&dev->noisecalc, 0, sizeof(dev->noisecalc));
3816 static void b43_bluetooth_coext_enable(struct b43_wldev *dev)
3818 struct ssb_sprom *sprom = &dev->dev->bus->sprom;
3821 if (!modparam_btcoex)
3823 if (!(sprom->boardflags_lo & B43_BFL_BTCOEXIST))
3825 if (dev->phy.type != B43_PHYTYPE_B && !dev->phy.gmode)
3828 hf = b43_hf_read(dev);
3829 if (sprom->boardflags_lo & B43_BFL_BTCMOD)
3830 hf |= B43_HF_BTCOEXALT;
3832 hf |= B43_HF_BTCOEX;
3833 b43_hf_write(dev, hf);
3836 static void b43_bluetooth_coext_disable(struct b43_wldev *dev)
3838 if (!modparam_btcoex)
3843 static void b43_imcfglo_timeouts_workaround(struct b43_wldev *dev)
3845 #ifdef CONFIG_SSB_DRIVER_PCICORE
3846 struct ssb_bus *bus = dev->dev->bus;
3849 if (bus->pcicore.dev &&
3850 bus->pcicore.dev->id.coreid == SSB_DEV_PCI &&
3851 bus->pcicore.dev->id.revision <= 5) {
3852 /* IMCFGLO timeouts workaround. */
3853 tmp = ssb_read32(dev->dev, SSB_IMCFGLO);
3854 tmp &= ~SSB_IMCFGLO_REQTO;
3855 tmp &= ~SSB_IMCFGLO_SERTO;
3856 switch (bus->bustype) {
3857 case SSB_BUSTYPE_PCI:
3858 case SSB_BUSTYPE_PCMCIA:
3861 case SSB_BUSTYPE_SSB:
3865 ssb_write32(dev->dev, SSB_IMCFGLO, tmp);
3867 #endif /* CONFIG_SSB_DRIVER_PCICORE */
3870 /* Write the short and long frame retry limit values. */
3871 static void b43_set_retry_limits(struct b43_wldev *dev,
3872 unsigned int short_retry,
3873 unsigned int long_retry)
3875 /* The retry limit is a 4-bit counter. Enforce this to avoid overflowing
3876 * the chip-internal counter. */
3877 short_retry = min(short_retry, (unsigned int)0xF);
3878 long_retry = min(long_retry, (unsigned int)0xF);
3880 b43_shm_write16(dev, B43_SHM_SCRATCH, B43_SHM_SC_SRLIMIT,
3882 b43_shm_write16(dev, B43_SHM_SCRATCH, B43_SHM_SC_LRLIMIT,
3886 static void b43_set_synth_pu_delay(struct b43_wldev *dev, bool idle)
3890 /* The time value is in microseconds. */
3891 if (dev->phy.type == B43_PHYTYPE_A)
3895 if (b43_is_mode(dev->wl, IEEE80211_IF_TYPE_IBSS) || idle)
3897 if ((dev->phy.radio_ver == 0x2050) && (dev->phy.radio_rev == 8))
3898 pu_delay = max(pu_delay, (u16)2400);
3900 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_SPUWKUP, pu_delay);
3903 /* Set the TSF CFP pre-TargetBeaconTransmissionTime. */
3904 static void b43_set_pretbtt(struct b43_wldev *dev)
3908 /* The time value is in microseconds. */
3909 if (b43_is_mode(dev->wl, IEEE80211_IF_TYPE_IBSS)) {
3912 if (dev->phy.type == B43_PHYTYPE_A)
3917 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_PRETBTT, pretbtt);
3918 b43_write16(dev, B43_MMIO_TSF_CFP_PRETBTT, pretbtt);
3921 /* Shutdown a wireless core */
3922 /* Locking: wl->mutex */
3923 static void b43_wireless_core_exit(struct b43_wldev *dev)
3927 B43_WARN_ON(b43_status(dev) > B43_STAT_INITIALIZED);
3928 if (b43_status(dev) != B43_STAT_INITIALIZED)
3930 b43_set_status(dev, B43_STAT_UNINIT);
3932 /* Stop the microcode PSM. */
3933 macctl = b43_read32(dev, B43_MMIO_MACCTL);
3934 macctl &= ~B43_MACCTL_PSM_RUN;
3935 macctl |= B43_MACCTL_PSM_JMP0;
3936 b43_write32(dev, B43_MMIO_MACCTL, macctl);
3938 if (!dev->suspend_in_progress) {
3940 b43_rng_exit(dev->wl);
3945 b43_switch_analog(dev, 0);
3946 if (dev->wl->current_beacon) {
3947 dev_kfree_skb_any(dev->wl->current_beacon);
3948 dev->wl->current_beacon = NULL;
3952 ssb_device_disable(dev->dev, 0);
3953 ssb_bus_may_powerdown(dev->dev->bus);
3956 /* Initialize a wireless core */
3957 static int b43_wireless_core_init(struct b43_wldev *dev)
3959 struct b43_wl *wl = dev->wl;
3960 struct ssb_bus *bus = dev->dev->bus;
3961 struct ssb_sprom *sprom = &bus->sprom;
3962 struct b43_phy *phy = &dev->phy;
3967 B43_WARN_ON(b43_status(dev) != B43_STAT_UNINIT);
3969 err = ssb_bus_powerup(bus, 0);
3972 if (!ssb_device_is_enabled(dev->dev)) {
3973 tmp = phy->gmode ? B43_TMSLOW_GMODE : 0;
3974 b43_wireless_core_reset(dev, tmp);
3977 setup_struct_wldev_for_init(dev);
3978 err = b43_phy_operations_setup(dev);
3982 /* Enable IRQ routing to this device. */
3983 ssb_pcicore_dev_irqvecs_enable(&bus->pcicore, dev->dev);
3985 b43_imcfglo_timeouts_workaround(dev);
3986 b43_bluetooth_coext_disable(dev);
3987 if (phy->ops->prepare) {
3988 err = phy->ops->prepare(dev);
3992 err = b43_chip_init(dev);
3995 b43_shm_write16(dev, B43_SHM_SHARED,
3996 B43_SHM_SH_WLCOREREV, dev->dev->id.revision);
3997 hf = b43_hf_read(dev);
3998 if (phy->type == B43_PHYTYPE_G) {
4002 if (sprom->boardflags_lo & B43_BFL_PACTRL)
4003 hf |= B43_HF_OFDMPABOOST;
4004 } else if (phy->type == B43_PHYTYPE_B) {
4006 if (phy->rev >= 2 && phy->radio_ver == 0x2050)
4009 b43_hf_write(dev, hf);
4011 b43_set_retry_limits(dev, B43_DEFAULT_SHORT_RETRY_LIMIT,
4012 B43_DEFAULT_LONG_RETRY_LIMIT);
4013 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_SFFBLIM, 3);
4014 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_LFFBLIM, 2);
4016 /* Disable sending probe responses from firmware.
4017 * Setting the MaxTime to one usec will always trigger
4018 * a timeout, so we never send any probe resp.
4019 * A timeout of zero is infinite. */
4020 b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_PRMAXTIME, 1);
4022 b43_rate_memory_init(dev);
4023 b43_set_phytxctl_defaults(dev);
4025 /* Minimum Contention Window */
4026 if (phy->type == B43_PHYTYPE_B) {
4027 b43_shm_write16(dev, B43_SHM_SCRATCH, B43_SHM_SC_MINCONT, 0x1F);
4029 b43_shm_write16(dev, B43_SHM_SCRATCH, B43_SHM_SC_MINCONT, 0xF);
4031 /* Maximum Contention Window */
4032 b43_shm_write16(dev, B43_SHM_SCRATCH, B43_SHM_SC_MAXCONT, 0x3FF);
4034 if ((dev->dev->bus->bustype == SSB_BUSTYPE_PCMCIA) || B43_FORCE_PIO) {
4035 dev->__using_pio_transfers = 1;
4036 err = b43_pio_init(dev);
4038 dev->__using_pio_transfers = 0;
4039 err = b43_dma_init(dev);
4044 b43_set_synth_pu_delay(dev, 1);
4045 b43_bluetooth_coext_enable(dev);
4047 ssb_bus_powerup(bus, 1); /* Enable dynamic PCTL */
4048 b43_upload_card_macaddress(dev);
4049 b43_security_init(dev);
4050 if (!dev->suspend_in_progress)
4053 b43_set_status(dev, B43_STAT_INITIALIZED);
4055 if (!dev->suspend_in_progress)
4065 ssb_bus_may_powerdown(bus);
4066 B43_WARN_ON(b43_status(dev) != B43_STAT_UNINIT);
4070 static int b43_op_add_interface(struct ieee80211_hw *hw,
4071 struct ieee80211_if_init_conf *conf)
4073 struct b43_wl *wl = hw_to_b43_wl(hw);
4074 struct b43_wldev *dev;
4075 unsigned long flags;
4076 int err = -EOPNOTSUPP;
4078 /* TODO: allow WDS/AP devices to coexist */
4080 if (conf->type != IEEE80211_IF_TYPE_AP &&
4081 conf->type != IEEE80211_IF_TYPE_MESH_POINT &&
4082 conf->type != IEEE80211_IF_TYPE_STA &&
4083 conf->type != IEEE80211_IF_TYPE_WDS &&
4084 conf->type != IEEE80211_IF_TYPE_IBSS)
4087 mutex_lock(&wl->mutex);
4089 goto out_mutex_unlock;
4091 b43dbg(wl, "Adding Interface type %d\n", conf->type);
4093 dev = wl->current_dev;
4095 wl->vif = conf->vif;
4096 wl->if_type = conf->type;
4097 memcpy(wl->mac_addr, conf->mac_addr, ETH_ALEN);
4099 spin_lock_irqsave(&wl->irq_lock, flags);
4100 b43_adjust_opmode(dev);
4101 b43_set_pretbtt(dev);
4102 b43_set_synth_pu_delay(dev, 0);
4103 b43_upload_card_macaddress(dev);
4104 spin_unlock_irqrestore(&wl->irq_lock, flags);
4108 mutex_unlock(&wl->mutex);
4113 static void b43_op_remove_interface(struct ieee80211_hw *hw,
4114 struct ieee80211_if_init_conf *conf)
4116 struct b43_wl *wl = hw_to_b43_wl(hw);
4117 struct b43_wldev *dev = wl->current_dev;
4118 unsigned long flags;
4120 b43dbg(wl, "Removing Interface type %d\n", conf->type);
4122 mutex_lock(&wl->mutex);
4124 B43_WARN_ON(!wl->operating);
4125 B43_WARN_ON(wl->vif != conf->vif);
4130 spin_lock_irqsave(&wl->irq_lock, flags);
4131 b43_adjust_opmode(dev);
4132 memset(wl->mac_addr, 0, ETH_ALEN);
4133 b43_upload_card_macaddress(dev);
4134 spin_unlock_irqrestore(&wl->irq_lock, flags);
4136 mutex_unlock(&wl->mutex);
4139 static int b43_op_start(struct ieee80211_hw *hw)
4141 struct b43_wl *wl = hw_to_b43_wl(hw);
4142 struct b43_wldev *dev = wl->current_dev;
4145 bool do_rfkill_exit = 0;
4147 /* Kill all old instance specific information to make sure
4148 * the card won't use it in the short timeframe between start
4149 * and mac80211 reconfiguring it. */
4150 memset(wl->bssid, 0, ETH_ALEN);
4151 memset(wl->mac_addr, 0, ETH_ALEN);
4152 wl->filter_flags = 0;
4153 wl->radiotap_enabled = 0;
4155 wl->beacon0_uploaded = 0;
4156 wl->beacon1_uploaded = 0;
4157 wl->beacon_templates_virgin = 1;
4159 /* First register RFkill.
4160 * LEDs that are registered later depend on it. */
4161 b43_rfkill_init(dev);
4163 mutex_lock(&wl->mutex);
4165 if (b43_status(dev) < B43_STAT_INITIALIZED) {
4166 err = b43_wireless_core_init(dev);
4169 goto out_mutex_unlock;
4174 if (b43_status(dev) < B43_STAT_STARTED) {
4175 err = b43_wireless_core_start(dev);
4178 b43_wireless_core_exit(dev);
4180 goto out_mutex_unlock;
4185 mutex_unlock(&wl->mutex);
4188 b43_rfkill_exit(dev);
4193 static void b43_op_stop(struct ieee80211_hw *hw)
4195 struct b43_wl *wl = hw_to_b43_wl(hw);
4196 struct b43_wldev *dev = wl->current_dev;
4198 b43_rfkill_exit(dev);
4199 cancel_work_sync(&(wl->qos_update_work));
4200 cancel_work_sync(&(wl->beacon_update_trigger));
4202 mutex_lock(&wl->mutex);
4203 if (b43_status(dev) >= B43_STAT_STARTED)
4204 b43_wireless_core_stop(dev);
4205 b43_wireless_core_exit(dev);
4206 mutex_unlock(&wl->mutex);
4209 static int b43_op_set_retry_limit(struct ieee80211_hw *hw,
4210 u32 short_retry_limit, u32 long_retry_limit)
4212 struct b43_wl *wl = hw_to_b43_wl(hw);
4213 struct b43_wldev *dev;
4216 mutex_lock(&wl->mutex);
4217 dev = wl->current_dev;
4218 if (unlikely(!dev || (b43_status(dev) < B43_STAT_INITIALIZED))) {
4222 b43_set_retry_limits(dev, short_retry_limit, long_retry_limit);
4224 mutex_unlock(&wl->mutex);
4229 static int b43_op_beacon_set_tim(struct ieee80211_hw *hw, int aid, int set)
4231 struct b43_wl *wl = hw_to_b43_wl(hw);
4232 unsigned long flags;
4234 spin_lock_irqsave(&wl->irq_lock, flags);
4235 b43_update_templates(wl);
4236 spin_unlock_irqrestore(&wl->irq_lock, flags);
4241 static void b43_op_sta_notify(struct ieee80211_hw *hw,
4242 struct ieee80211_vif *vif,
4243 enum sta_notify_cmd notify_cmd,
4246 struct b43_wl *wl = hw_to_b43_wl(hw);
4248 B43_WARN_ON(!vif || wl->vif != vif);
4251 static const struct ieee80211_ops b43_hw_ops = {
4253 .conf_tx = b43_op_conf_tx,
4254 .add_interface = b43_op_add_interface,
4255 .remove_interface = b43_op_remove_interface,
4256 .config = b43_op_config,
4257 .config_interface = b43_op_config_interface,
4258 .configure_filter = b43_op_configure_filter,
4259 .set_key = b43_op_set_key,
4260 .get_stats = b43_op_get_stats,
4261 .get_tx_stats = b43_op_get_tx_stats,
4262 .start = b43_op_start,
4263 .stop = b43_op_stop,
4264 .set_retry_limit = b43_op_set_retry_limit,
4265 .set_tim = b43_op_beacon_set_tim,
4266 .sta_notify = b43_op_sta_notify,
4269 /* Hard-reset the chip. Do not call this directly.
4270 * Use b43_controller_restart()
4272 static void b43_chip_reset(struct work_struct *work)
4274 struct b43_wldev *dev =
4275 container_of(work, struct b43_wldev, restart_work);
4276 struct b43_wl *wl = dev->wl;
4280 mutex_lock(&wl->mutex);
4282 prev_status = b43_status(dev);
4283 /* Bring the device down... */
4284 if (prev_status >= B43_STAT_STARTED)
4285 b43_wireless_core_stop(dev);
4286 if (prev_status >= B43_STAT_INITIALIZED)
4287 b43_wireless_core_exit(dev);
4289 /* ...and up again. */
4290 if (prev_status >= B43_STAT_INITIALIZED) {
4291 err = b43_wireless_core_init(dev);
4295 if (prev_status >= B43_STAT_STARTED) {
4296 err = b43_wireless_core_start(dev);
4298 b43_wireless_core_exit(dev);
4304 wl->current_dev = NULL; /* Failed to init the dev. */
4305 mutex_unlock(&wl->mutex);
4307 b43err(wl, "Controller restart FAILED\n");
4309 b43info(wl, "Controller restarted\n");
4312 static int b43_setup_bands(struct b43_wldev *dev,
4313 bool have_2ghz_phy, bool have_5ghz_phy)
4315 struct ieee80211_hw *hw = dev->wl->hw;
4318 hw->wiphy->bands[IEEE80211_BAND_2GHZ] = &b43_band_2GHz;
4319 if (dev->phy.type == B43_PHYTYPE_N) {
4321 hw->wiphy->bands[IEEE80211_BAND_5GHZ] = &b43_band_5GHz_nphy;
4324 hw->wiphy->bands[IEEE80211_BAND_5GHZ] = &b43_band_5GHz_aphy;
4327 dev->phy.supports_2ghz = have_2ghz_phy;
4328 dev->phy.supports_5ghz = have_5ghz_phy;
4333 static void b43_wireless_core_detach(struct b43_wldev *dev)
4335 /* We release firmware that late to not be required to re-request
4336 * is all the time when we reinit the core. */
4337 b43_release_firmware(dev);
4340 static int b43_wireless_core_attach(struct b43_wldev *dev)
4342 struct b43_wl *wl = dev->wl;
4343 struct ssb_bus *bus = dev->dev->bus;
4344 struct pci_dev *pdev = bus->host_pci;
4346 bool have_2ghz_phy = 0, have_5ghz_phy = 0;
4349 /* Do NOT do any device initialization here.
4350 * Do it in wireless_core_init() instead.
4351 * This function is for gathering basic information about the HW, only.
4352 * Also some structs may be set up here. But most likely you want to have
4353 * that in core_init(), too.
4356 err = ssb_bus_powerup(bus, 0);
4358 b43err(wl, "Bus powerup failed\n");
4361 /* Get the PHY type. */
4362 if (dev->dev->id.revision >= 5) {
4365 tmshigh = ssb_read32(dev->dev, SSB_TMSHIGH);
4366 have_2ghz_phy = !!(tmshigh & B43_TMSHIGH_HAVE_2GHZ_PHY);
4367 have_5ghz_phy = !!(tmshigh & B43_TMSHIGH_HAVE_5GHZ_PHY);
4371 dev->phy.gmode = have_2ghz_phy;
4372 tmp = dev->phy.gmode ? B43_TMSLOW_GMODE : 0;
4373 b43_wireless_core_reset(dev, tmp);
4375 err = b43_phy_versioning(dev);
4378 /* Check if this device supports multiband. */
4380 (pdev->device != 0x4312 &&
4381 pdev->device != 0x4319 && pdev->device != 0x4324)) {
4382 /* No multiband support. */
4385 switch (dev->phy.type) {
4397 if (dev->phy.type == B43_PHYTYPE_A) {
4399 b43err(wl, "IEEE 802.11a devices are unsupported\n");
4403 if (1 /* disable A-PHY */) {
4404 /* FIXME: For now we disable the A-PHY on multi-PHY devices. */
4405 if (dev->phy.type != B43_PHYTYPE_N) {
4411 dev->phy.gmode = have_2ghz_phy;
4412 tmp = dev->phy.gmode ? B43_TMSLOW_GMODE : 0;
4413 b43_wireless_core_reset(dev, tmp);
4415 err = b43_validate_chipaccess(dev);
4418 err = b43_setup_bands(dev, have_2ghz_phy, have_5ghz_phy);
4422 /* Now set some default "current_dev" */
4423 if (!wl->current_dev)
4424 wl->current_dev = dev;
4425 INIT_WORK(&dev->restart_work, b43_chip_reset);
4427 b43_switch_analog(dev, 0);
4428 ssb_device_disable(dev->dev, 0);
4429 ssb_bus_may_powerdown(bus);
4435 ssb_bus_may_powerdown(bus);
4439 static void b43_one_core_detach(struct ssb_device *dev)
4441 struct b43_wldev *wldev;
4444 /* Do not cancel ieee80211-workqueue based work here.
4445 * See comment in b43_remove(). */
4447 wldev = ssb_get_drvdata(dev);
4449 b43_debugfs_remove_device(wldev);
4450 b43_wireless_core_detach(wldev);
4451 list_del(&wldev->list);
4453 ssb_set_drvdata(dev, NULL);
4457 static int b43_one_core_attach(struct ssb_device *dev, struct b43_wl *wl)
4459 struct b43_wldev *wldev;
4460 struct pci_dev *pdev;
4463 if (!list_empty(&wl->devlist)) {
4464 /* We are not the first core on this chip. */
4465 pdev = dev->bus->host_pci;
4466 /* Only special chips support more than one wireless
4467 * core, although some of the other chips have more than
4468 * one wireless core as well. Check for this and
4472 ((pdev->device != 0x4321) &&
4473 (pdev->device != 0x4313) && (pdev->device != 0x431A))) {
4474 b43dbg(wl, "Ignoring unconnected 802.11 core\n");
4479 wldev = kzalloc(sizeof(*wldev), GFP_KERNEL);
4485 b43_set_status(wldev, B43_STAT_UNINIT);
4486 wldev->bad_frames_preempt = modparam_bad_frames_preempt;
4487 tasklet_init(&wldev->isr_tasklet,
4488 (void (*)(unsigned long))b43_interrupt_tasklet,
4489 (unsigned long)wldev);
4490 INIT_LIST_HEAD(&wldev->list);
4492 err = b43_wireless_core_attach(wldev);
4494 goto err_kfree_wldev;
4496 list_add(&wldev->list, &wl->devlist);
4498 ssb_set_drvdata(dev, wldev);
4499 b43_debugfs_add_device(wldev);
4509 #define IS_PDEV(pdev, _vendor, _device, _subvendor, _subdevice) ( \
4510 (pdev->vendor == PCI_VENDOR_ID_##_vendor) && \
4511 (pdev->device == _device) && \
4512 (pdev->subsystem_vendor == PCI_VENDOR_ID_##_subvendor) && \
4513 (pdev->subsystem_device == _subdevice) )
4515 static void b43_sprom_fixup(struct ssb_bus *bus)
4517 struct pci_dev *pdev;
4519 /* boardflags workarounds */
4520 if (bus->boardinfo.vendor == SSB_BOARDVENDOR_DELL &&
4521 bus->chip_id == 0x4301 && bus->boardinfo.rev == 0x74)
4522 bus->sprom.boardflags_lo |= B43_BFL_BTCOEXIST;
4523 if (bus->boardinfo.vendor == PCI_VENDOR_ID_APPLE &&
4524 bus->boardinfo.type == 0x4E && bus->boardinfo.rev > 0x40)
4525 bus->sprom.boardflags_lo |= B43_BFL_PACTRL;
4526 if (bus->bustype == SSB_BUSTYPE_PCI) {
4527 pdev = bus->host_pci;
4528 if (IS_PDEV(pdev, BROADCOM, 0x4318, ASUSTEK, 0x100F) ||
4529 IS_PDEV(pdev, BROADCOM, 0x4320, DELL, 0x0003) ||
4530 IS_PDEV(pdev, BROADCOM, 0x4320, LINKSYS, 0x0015) ||
4531 IS_PDEV(pdev, BROADCOM, 0x4320, LINKSYS, 0x0014) ||
4532 IS_PDEV(pdev, BROADCOM, 0x4320, LINKSYS, 0x0013))
4533 bus->sprom.boardflags_lo &= ~B43_BFL_BTCOEXIST;
4537 static void b43_wireless_exit(struct ssb_device *dev, struct b43_wl *wl)
4539 struct ieee80211_hw *hw = wl->hw;
4541 ssb_set_devtypedata(dev, NULL);
4542 ieee80211_free_hw(hw);
4545 static int b43_wireless_init(struct ssb_device *dev)
4547 struct ssb_sprom *sprom = &dev->bus->sprom;
4548 struct ieee80211_hw *hw;
4552 b43_sprom_fixup(dev->bus);
4554 hw = ieee80211_alloc_hw(sizeof(*wl), &b43_hw_ops);
4556 b43err(NULL, "Could not allocate ieee80211 device\n");
4561 hw->flags = IEEE80211_HW_RX_INCLUDES_FCS |
4562 IEEE80211_HW_SIGNAL_DBM |
4563 IEEE80211_HW_NOISE_DBM;
4565 hw->queues = b43_modparam_qos ? 4 : 1;
4566 SET_IEEE80211_DEV(hw, dev->dev);
4567 if (is_valid_ether_addr(sprom->et1mac))
4568 SET_IEEE80211_PERM_ADDR(hw, sprom->et1mac);
4570 SET_IEEE80211_PERM_ADDR(hw, sprom->il0mac);
4572 /* Get and initialize struct b43_wl */
4573 wl = hw_to_b43_wl(hw);
4574 memset(wl, 0, sizeof(*wl));
4576 spin_lock_init(&wl->irq_lock);
4577 rwlock_init(&wl->tx_lock);
4578 spin_lock_init(&wl->leds_lock);
4579 spin_lock_init(&wl->shm_lock);
4580 mutex_init(&wl->mutex);
4581 INIT_LIST_HEAD(&wl->devlist);
4582 INIT_WORK(&wl->qos_update_work, b43_qos_update_work);
4583 INIT_WORK(&wl->beacon_update_trigger, b43_beacon_update_trigger_work);
4585 ssb_set_devtypedata(dev, wl);
4586 b43info(wl, "Broadcom %04X WLAN found\n", dev->bus->chip_id);
4592 static int b43_probe(struct ssb_device *dev, const struct ssb_device_id *id)
4598 wl = ssb_get_devtypedata(dev);
4600 /* Probing the first core. Must setup common struct b43_wl */
4602 err = b43_wireless_init(dev);
4605 wl = ssb_get_devtypedata(dev);
4608 err = b43_one_core_attach(dev, wl);
4610 goto err_wireless_exit;
4613 err = ieee80211_register_hw(wl->hw);
4615 goto err_one_core_detach;
4621 err_one_core_detach:
4622 b43_one_core_detach(dev);
4625 b43_wireless_exit(dev, wl);
4629 static void b43_remove(struct ssb_device *dev)
4631 struct b43_wl *wl = ssb_get_devtypedata(dev);
4632 struct b43_wldev *wldev = ssb_get_drvdata(dev);
4634 /* We must cancel any work here before unregistering from ieee80211,
4635 * as the ieee80211 unreg will destroy the workqueue. */
4636 cancel_work_sync(&wldev->restart_work);
4639 if (wl->current_dev == wldev)
4640 ieee80211_unregister_hw(wl->hw);
4642 b43_one_core_detach(dev);
4644 if (list_empty(&wl->devlist)) {
4645 /* Last core on the chip unregistered.
4646 * We can destroy common struct b43_wl.
4648 b43_wireless_exit(dev, wl);
4652 /* Perform a hardware reset. This can be called from any context. */
4653 void b43_controller_restart(struct b43_wldev *dev, const char *reason)
4655 /* Must avoid requeueing, if we are in shutdown. */
4656 if (b43_status(dev) < B43_STAT_INITIALIZED)
4658 b43info(dev->wl, "Controller RESET (%s) ...\n", reason);
4659 queue_work(dev->wl->hw->workqueue, &dev->restart_work);
4664 static int b43_suspend(struct ssb_device *dev, pm_message_t state)
4666 struct b43_wldev *wldev = ssb_get_drvdata(dev);
4667 struct b43_wl *wl = wldev->wl;
4669 b43dbg(wl, "Suspending...\n");
4671 mutex_lock(&wl->mutex);
4672 wldev->suspend_in_progress = true;
4673 wldev->suspend_init_status = b43_status(wldev);
4674 if (wldev->suspend_init_status >= B43_STAT_STARTED)
4675 b43_wireless_core_stop(wldev);
4676 if (wldev->suspend_init_status >= B43_STAT_INITIALIZED)
4677 b43_wireless_core_exit(wldev);
4678 mutex_unlock(&wl->mutex);
4680 b43dbg(wl, "Device suspended.\n");
4685 static int b43_resume(struct ssb_device *dev)
4687 struct b43_wldev *wldev = ssb_get_drvdata(dev);
4688 struct b43_wl *wl = wldev->wl;
4691 b43dbg(wl, "Resuming...\n");
4693 mutex_lock(&wl->mutex);
4694 if (wldev->suspend_init_status >= B43_STAT_INITIALIZED) {
4695 err = b43_wireless_core_init(wldev);
4697 b43err(wl, "Resume failed at core init\n");
4701 if (wldev->suspend_init_status >= B43_STAT_STARTED) {
4702 err = b43_wireless_core_start(wldev);
4704 b43_leds_exit(wldev);
4705 b43_rng_exit(wldev->wl);
4706 b43_wireless_core_exit(wldev);
4707 b43err(wl, "Resume failed at core start\n");
4711 b43dbg(wl, "Device resumed.\n");
4713 wldev->suspend_in_progress = false;
4714 mutex_unlock(&wl->mutex);
4718 #else /* CONFIG_PM */
4719 # define b43_suspend NULL
4720 # define b43_resume NULL
4721 #endif /* CONFIG_PM */
4723 static struct ssb_driver b43_ssb_driver = {
4724 .name = KBUILD_MODNAME,
4725 .id_table = b43_ssb_tbl,
4727 .remove = b43_remove,
4728 .suspend = b43_suspend,
4729 .resume = b43_resume,
4732 static void b43_print_driverinfo(void)
4734 const char *feat_pci = "", *feat_pcmcia = "", *feat_nphy = "",
4735 *feat_leds = "", *feat_rfkill = "";
4737 #ifdef CONFIG_B43_PCI_AUTOSELECT
4740 #ifdef CONFIG_B43_PCMCIA
4743 #ifdef CONFIG_B43_NPHY
4746 #ifdef CONFIG_B43_LEDS
4749 #ifdef CONFIG_B43_RFKILL
4752 printk(KERN_INFO "Broadcom 43xx driver loaded "
4753 "[ Features: %s%s%s%s%s, Firmware-ID: "
4754 B43_SUPPORTED_FIRMWARE_ID " ]\n",
4755 feat_pci, feat_pcmcia, feat_nphy,
4756 feat_leds, feat_rfkill);
4759 static int __init b43_init(void)
4764 err = b43_pcmcia_init();
4767 err = ssb_driver_register(&b43_ssb_driver);
4769 goto err_pcmcia_exit;
4770 b43_print_driverinfo();
4781 static void __exit b43_exit(void)
4783 ssb_driver_unregister(&b43_ssb_driver);
4788 module_init(b43_init)
4789 module_exit(b43_exit)