SAFE public projects git trees. - safe/jmp/linux-2.6/blob - drivers/net/tg3.c

   1 /*
   2  * tg3.c: Broadcom Tigon3 ethernet driver.
   3  *
   4  * Copyright (C) 2001, 2002, 2003, 2004 David S. Miller (davem@redhat.com)
   5  * Copyright (C) 2001, 2002, 2003 Jeff Garzik (jgarzik@pobox.com)
   6  * Copyright (C) 2004 Sun Microsystems Inc.
   7  * Copyright (C) 2005 Broadcom Corporation.
   8  *
   9  * Firmware is:
  10  *      Derived from proprietary unpublished source code,
  11  *      Copyright (C) 2000-2003 Broadcom Corporation.
  12  *
  13  *      Permission is hereby granted for the distribution of this firmware
  14  *      data in hexadecimal or equivalent format, provided this copyright
  15  *      notice is accompanying it.
  16  */
  17
  18 #include <linux/config.h>
  19
  20 #include <linux/module.h>
  21 #include <linux/moduleparam.h>
  22 #include <linux/kernel.h>
  23 #include <linux/types.h>
  24 #include <linux/compiler.h>
  25 #include <linux/slab.h>
  26 #include <linux/delay.h>
  27 #include <linux/init.h>
  28 #include <linux/ioport.h>
  29 #include <linux/pci.h>
  30 #include <linux/netdevice.h>
  31 #include <linux/etherdevice.h>
  32 #include <linux/skbuff.h>
  33 #include <linux/ethtool.h>
  34 #include <linux/mii.h>
  35 #include <linux/if_vlan.h>
  36 #include <linux/ip.h>
  37 #include <linux/tcp.h>
  38 #include <linux/workqueue.h>
  39 #include <linux/prefetch.h>
  40
  41 #include <net/checksum.h>
  42
  43 #include <asm/system.h>
  44 #include <asm/io.h>
  45 #include <asm/byteorder.h>
  46 #include <asm/uaccess.h>
  47
  48 #ifdef CONFIG_SPARC64
  49 #include <asm/idprom.h>
  50 #include <asm/oplib.h>
  51 #include <asm/pbm.h>
  52 #endif
  53
  54 #if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
  55 #define TG3_VLAN_TAG_USED 1
  56 #else
  57 #define TG3_VLAN_TAG_USED 0
  58 #endif
  59
  60 #ifdef NETIF_F_TSO
  61 #define TG3_TSO_SUPPORT 1
  62 #else
  63 #define TG3_TSO_SUPPORT 0
  64 #endif
  65
  66 #include "tg3.h"
  67
  68 #define DRV_MODULE_NAME         "tg3"
  69 #define PFX DRV_MODULE_NAME     ": "
  70 #define DRV_MODULE_VERSION      "3.39"
  71 #define DRV_MODULE_RELDATE      "September 5, 2005"
  72
  73 #define TG3_DEF_MAC_MODE        0
  74 #define TG3_DEF_RX_MODE         0
  75 #define TG3_DEF_TX_MODE         0
  76 #define TG3_DEF_MSG_ENABLE        \
  77         (NETIF_MSG_DRV          | \
  78          NETIF_MSG_PROBE        | \
  79          NETIF_MSG_LINK         | \
  80          NETIF_MSG_TIMER        | \
  81          NETIF_MSG_IFDOWN       | \
  82          NETIF_MSG_IFUP         | \
  83          NETIF_MSG_RX_ERR       | \
  84          NETIF_MSG_TX_ERR)
  85
  86 /* length of time before we decide the hardware is borked,
  87  * and dev->tx_timeout() should be called to fix the problem
  88  */
  89 #define TG3_TX_TIMEOUT                  (5 * HZ)
  90
  91 /* hardware minimum and maximum for a single frame's data payload */
  92 #define TG3_MIN_MTU                     60
  93 #define TG3_MAX_MTU(tp) \
  94         ((tp->tg3_flags2 & TG3_FLG2_JUMBO_CAPABLE) ? 9000 : 1500)
  95
  96 /* These numbers seem to be hard coded in the NIC firmware somehow.
  97  * You can't change the ring sizes, but you can change where you place
  98  * them in the NIC onboard memory.
  99  */
 100 #define TG3_RX_RING_SIZE                512
 101 #define TG3_DEF_RX_RING_PENDING         200
 102 #define TG3_RX_JUMBO_RING_SIZE          256
 103 #define TG3_DEF_RX_JUMBO_RING_PENDING   100
 104
 105 /* Do not place this n-ring entries value into the tp struct itself,
 106  * we really want to expose these constants to GCC so that modulo et
 107  * al.  operations are done with shifts and masks instead of with
 108  * hw multiply/modulo instructions.  Another solution would be to
 109  * replace things like '% foo' with '& (foo - 1)'.
 110  */
 111 #define TG3_RX_RCB_RING_SIZE(tp)        \
 112         ((tp->tg3_flags2 & TG3_FLG2_5705_PLUS) ?  512 : 1024)
 113
 114 #define TG3_TX_RING_SIZE                512
 115 #define TG3_DEF_TX_RING_PENDING         (TG3_TX_RING_SIZE - 1)
 116
 117 #define TG3_RX_RING_BYTES       (sizeof(struct tg3_rx_buffer_desc) * \
 118                                  TG3_RX_RING_SIZE)
 119 #define TG3_RX_JUMBO_RING_BYTES (sizeof(struct tg3_rx_buffer_desc) * \
 120                                  TG3_RX_JUMBO_RING_SIZE)
 121 #define TG3_RX_RCB_RING_BYTES(tp) (sizeof(struct tg3_rx_buffer_desc) * \
 122                                    TG3_RX_RCB_RING_SIZE(tp))
 123 #define TG3_TX_RING_BYTES       (sizeof(struct tg3_tx_buffer_desc) * \
 124                                  TG3_TX_RING_SIZE)
 125 #define TX_BUFFS_AVAIL(TP)                                              \
 126         ((TP)->tx_pending -                                             \
 127          (((TP)->tx_prod - (TP)->tx_cons) & (TG3_TX_RING_SIZE - 1)))
 128 #define NEXT_TX(N)              (((N) + 1) & (TG3_TX_RING_SIZE - 1))
 129
 130 #define RX_PKT_BUF_SZ           (1536 + tp->rx_offset + 64)
 131 #define RX_JUMBO_PKT_BUF_SZ     (9046 + tp->rx_offset + 64)
 132
 133 /* minimum number of free TX descriptors required to wake up TX process */
 134 #define TG3_TX_WAKEUP_THRESH            (TG3_TX_RING_SIZE / 4)
 135
 136 /* number of ETHTOOL_GSTATS u64's */
 137 #define TG3_NUM_STATS           (sizeof(struct tg3_ethtool_stats)/sizeof(u64))
 138
 139 #define TG3_NUM_TEST            6
 140
 141 static char version[] __devinitdata =
 142         DRV_MODULE_NAME ".c:v" DRV_MODULE_VERSION " (" DRV_MODULE_RELDATE ")\n";
 143
 144 MODULE_AUTHOR("David S. Miller (davem@redhat.com) and Jeff Garzik (jgarzik@pobox.com)");
 145 MODULE_DESCRIPTION("Broadcom Tigon3 ethernet driver");
 146 MODULE_LICENSE("GPL");
 147 MODULE_VERSION(DRV_MODULE_VERSION);
 148
 149 static int tg3_debug = -1;      /* -1 == use TG3_DEF_MSG_ENABLE as value */
 150 module_param(tg3_debug, int, 0);
 151 MODULE_PARM_DESC(tg3_debug, "Tigon3 bitmapped debugging message enable value");
 152
 153 static struct pci_device_id tg3_pci_tbl[] = {
 154         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5700,
 155           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 156         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5701,
 157           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 158         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702,
 159           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 160         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703,
 161           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 162         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704,
 163           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 164         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702FE,
 165           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 166         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705,
 167           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 168         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705_2,
 169           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 170         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705M,
 171           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 172         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705M_2,
 173           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 174         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702X,
 175           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 176         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703X,
 177           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 178         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704S,
 179           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 180         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702A3,
 181           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 182         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703A3,
 183           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 184         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5782,
 185           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 186         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5788,
 187           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 188         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5789,
 189           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 190         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5901,
 191           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 192         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5901_2,
 193           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 194         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704S_2,
 195           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 196         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705F,
 197           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 198         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5720,
 199           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 200         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5721,
 201           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 202         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5750,
 203           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 204         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751,
 205           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 206         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5750M,
 207           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 208         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751M,
 209           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 210         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751F,
 211           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 212         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5752,
 213           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 214         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5752M,
 215           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 216         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753,
 217           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 218         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753M,
 219           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 220         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753F,
 221           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 222         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5780,
 223           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 224         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5780S,
 225           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 226         { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5781,
 227           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 228         { PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_9DXX,
 229           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 230         { PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_9MXX,
 231           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 232         { PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1000,
 233           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 234         { PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1001,
 235           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 236         { PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1003,
 237           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 238         { PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC9100,
 239           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 240         { PCI_VENDOR_ID_APPLE, PCI_DEVICE_ID_APPLE_TIGON3,
 241           PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0UL },
 242         { 0, }
 243 };
 244
 245 MODULE_DEVICE_TABLE(pci, tg3_pci_tbl);
 246
 247 static struct {
 248         const char string[ETH_GSTRING_LEN];
 249 } ethtool_stats_keys[TG3_NUM_STATS] = {
 250         { "rx_octets" },
 251         { "rx_fragments" },
 252         { "rx_ucast_packets" },
 253         { "rx_mcast_packets" },
 254         { "rx_bcast_packets" },
 255         { "rx_fcs_errors" },
 256         { "rx_align_errors" },
 257         { "rx_xon_pause_rcvd" },
 258         { "rx_xoff_pause_rcvd" },
 259         { "rx_mac_ctrl_rcvd" },
 260         { "rx_xoff_entered" },
 261         { "rx_frame_too_long_errors" },
 262         { "rx_jabbers" },
 263         { "rx_undersize_packets" },
 264         { "rx_in_length_errors" },
 265         { "rx_out_length_errors" },
 266         { "rx_64_or_less_octet_packets" },
 267         { "rx_65_to_127_octet_packets" },
 268         { "rx_128_to_255_octet_packets" },
 269         { "rx_256_to_511_octet_packets" },
 270         { "rx_512_to_1023_octet_packets" },
 271         { "rx_1024_to_1522_octet_packets" },
 272         { "rx_1523_to_2047_octet_packets" },
 273         { "rx_2048_to_4095_octet_packets" },
 274         { "rx_4096_to_8191_octet_packets" },
 275         { "rx_8192_to_9022_octet_packets" },
 276
 277         { "tx_octets" },
 278         { "tx_collisions" },
 279
 280         { "tx_xon_sent" },
 281         { "tx_xoff_sent" },
 282         { "tx_flow_control" },
 283         { "tx_mac_errors" },
 284         { "tx_single_collisions" },
 285         { "tx_mult_collisions" },
 286         { "tx_deferred" },
 287         { "tx_excessive_collisions" },
 288         { "tx_late_collisions" },
 289         { "tx_collide_2times" },
 290         { "tx_collide_3times" },
 291         { "tx_collide_4times" },
 292         { "tx_collide_5times" },
 293         { "tx_collide_6times" },
 294         { "tx_collide_7times" },
 295         { "tx_collide_8times" },
 296         { "tx_collide_9times" },
 297         { "tx_collide_10times" },
 298         { "tx_collide_11times" },
 299         { "tx_collide_12times" },
 300         { "tx_collide_13times" },
 301         { "tx_collide_14times" },
 302         { "tx_collide_15times" },
 303         { "tx_ucast_packets" },
 304         { "tx_mcast_packets" },
 305         { "tx_bcast_packets" },
 306         { "tx_carrier_sense_errors" },
 307         { "tx_discards" },
 308         { "tx_errors" },
 309
 310         { "dma_writeq_full" },
 311         { "dma_write_prioq_full" },
 312         { "rxbds_empty" },
 313         { "rx_discards" },
 314         { "rx_errors" },
 315         { "rx_threshold_hit" },
 316
 317         { "dma_readq_full" },
 318         { "dma_read_prioq_full" },
 319         { "tx_comp_queue_full" },
 320
 321         { "ring_set_send_prod_index" },
 322         { "ring_status_update" },
 323         { "nic_irqs" },
 324         { "nic_avoided_irqs" },
 325         { "nic_tx_threshold_hit" }
 326 };
 327
 328 static struct {
 329         const char string[ETH_GSTRING_LEN];
 330 } ethtool_test_keys[TG3_NUM_TEST] = {
 331         { "nvram test     (online) " },
 332         { "link test      (online) " },
 333         { "register test  (offline)" },
 334         { "memory test    (offline)" },
 335         { "loopback test  (offline)" },
 336         { "interrupt test (offline)" },
 337 };
 338
 339 static void tg3_write_indirect_reg32(struct tg3 *tp, u32 off, u32 val)
 340 {
 341         unsigned long flags;
 342
 343         spin_lock_irqsave(&tp->indirect_lock, flags);
 344         pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off);
 345         pci_write_config_dword(tp->pdev, TG3PCI_REG_DATA, val);
 346         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 347 }
 348
 349 static void tg3_write_flush_reg32(struct tg3 *tp, u32 off, u32 val)
 350 {
 351         writel(val, tp->regs + off);
 352         readl(tp->regs + off);
 353 }
 354
 355 static u32 tg3_read_indirect_reg32(struct tg3 *tp, u32 off)
 356 {
 357         unsigned long flags;
 358         u32 val;
 359
 360         spin_lock_irqsave(&tp->indirect_lock, flags);
 361         pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off);
 362         pci_read_config_dword(tp->pdev, TG3PCI_REG_DATA, &val);
 363         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 364         return val;
 365 }
 366
 367 static void tg3_write_indirect_mbox(struct tg3 *tp, u32 off, u32 val)
 368 {
 369         unsigned long flags;
 370
 371         if (off == (MAILBOX_RCVRET_CON_IDX_0 + TG3_64BIT_REG_LOW)) {
 372                 pci_write_config_dword(tp->pdev, TG3PCI_RCV_RET_RING_CON_IDX +
 373                                        TG3_64BIT_REG_LOW, val);
 374                 return;
 375         }
 376         if (off == (MAILBOX_RCV_STD_PROD_IDX + TG3_64BIT_REG_LOW)) {
 377                 pci_write_config_dword(tp->pdev, TG3PCI_STD_RING_PROD_IDX +
 378                                        TG3_64BIT_REG_LOW, val);
 379                 return;
 380         }
 381
 382         spin_lock_irqsave(&tp->indirect_lock, flags);
 383         pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off + 0x5600);
 384         pci_write_config_dword(tp->pdev, TG3PCI_REG_DATA, val);
 385         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 386
 387         /* In indirect mode when disabling interrupts, we also need
 388          * to clear the interrupt bit in the GRC local ctrl register.
 389          */
 390         if ((off == (MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW)) &&
 391             (val == 0x1)) {
 392                 pci_write_config_dword(tp->pdev, TG3PCI_MISC_LOCAL_CTRL,
 393                                        tp->grc_local_ctrl|GRC_LCLCTRL_CLEARINT);
 394         }
 395 }
 396
 397 static u32 tg3_read_indirect_mbox(struct tg3 *tp, u32 off)
 398 {
 399         unsigned long flags;
 400         u32 val;
 401
 402         spin_lock_irqsave(&tp->indirect_lock, flags);
 403         pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off + 0x5600);
 404         pci_read_config_dword(tp->pdev, TG3PCI_REG_DATA, &val);
 405         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 406         return val;
 407 }
 408
 409 static void _tw32_flush(struct tg3 *tp, u32 off, u32 val)
 410 {
 411         tp->write32(tp, off, val);
 412         if (!(tp->tg3_flags & TG3_FLAG_PCIX_TARGET_HWBUG) &&
 413             !(tp->tg3_flags & TG3_FLAG_5701_REG_WRITE_BUG) &&
 414             !(tp->tg3_flags2 & TG3_FLG2_ICH_WORKAROUND))
 415                 tp->read32(tp, off);    /* flush */
 416 }
 417
 418 static inline void tw32_mailbox_flush(struct tg3 *tp, u32 off, u32 val)
 419 {
 420         tp->write32_mbox(tp, off, val);
 421         if (!(tp->tg3_flags & TG3_FLAG_MBOX_WRITE_REORDER) &&
 422             !(tp->tg3_flags2 & TG3_FLG2_ICH_WORKAROUND))
 423                 tp->read32_mbox(tp, off);
 424 }
 425
 426 static void tg3_write32_tx_mbox(struct tg3 *tp, u32 off, u32 val)
 427 {
 428         void __iomem *mbox = tp->regs + off;
 429         writel(val, mbox);
 430         if (tp->tg3_flags & TG3_FLAG_TXD_MBOX_HWBUG)
 431                 writel(val, mbox);
 432         if (tp->tg3_flags & TG3_FLAG_MBOX_WRITE_REORDER)
 433                 readl(mbox);
 434 }
 435
 436 static void tg3_write32(struct tg3 *tp, u32 off, u32 val)
 437 {
 438         writel(val, tp->regs + off);
 439 }
 440
 441 static u32 tg3_read32(struct tg3 *tp, u32 off)
 442 {
 443         return (readl(tp->regs + off));
 444 }
 445
 446 #define tw32_mailbox(reg, val)  tp->write32_mbox(tp, reg, val)
 447 #define tw32_mailbox_f(reg, val)        tw32_mailbox_flush(tp, (reg), (val))
 448 #define tw32_rx_mbox(reg, val)  tp->write32_rx_mbox(tp, reg, val)
 449 #define tw32_tx_mbox(reg, val)  tp->write32_tx_mbox(tp, reg, val)
 450 #define tr32_mailbox(reg)       tp->read32_mbox(tp, reg)
 451
 452 #define tw32(reg,val)           tp->write32(tp, reg, val)
 453 #define tw32_f(reg,val)         _tw32_flush(tp,(reg),(val))
 454 #define tr32(reg)               tp->read32(tp, reg)
 455
 456 static void tg3_write_mem(struct tg3 *tp, u32 off, u32 val)
 457 {
 458         unsigned long flags;
 459
 460         spin_lock_irqsave(&tp->indirect_lock, flags);
 461         pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, off);
 462         pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_DATA, val);
 463
 464         /* Always leave this as zero. */
 465         pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
 466         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 467 }
 468
 469 static void tg3_read_mem(struct tg3 *tp, u32 off, u32 *val)
 470 {
 471         unsigned long flags;
 472
 473         spin_lock_irqsave(&tp->indirect_lock, flags);
 474         pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, off);
 475         pci_read_config_dword(tp->pdev, TG3PCI_MEM_WIN_DATA, val);
 476
 477         /* Always leave this as zero. */
 478         pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
 479         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 480 }
 481
 482 static void tg3_disable_ints(struct tg3 *tp)
 483 {
 484         tw32(TG3PCI_MISC_HOST_CTRL,
 485              (tp->misc_host_ctrl | MISC_HOST_CTRL_MASK_PCI_INT));
 486         tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
 487 }
 488
 489 static inline void tg3_cond_int(struct tg3 *tp)
 490 {
 491         if (!(tp->tg3_flags & TG3_FLAG_TAGGED_STATUS) &&
 492             (tp->hw_status->status & SD_STATUS_UPDATED))
 493                 tw32(GRC_LOCAL_CTRL, tp->grc_local_ctrl | GRC_LCLCTRL_SETINT);
 494 }
 495
 496 static void tg3_enable_ints(struct tg3 *tp)
 497 {
 498         tp->irq_sync = 0;
 499         wmb();
 500
 501         tw32(TG3PCI_MISC_HOST_CTRL,
 502              (tp->misc_host_ctrl & ~MISC_HOST_CTRL_MASK_PCI_INT));
 503         tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
 504                        (tp->last_tag << 24));
 505         tg3_cond_int(tp);
 506 }
 507
 508 static inline unsigned int tg3_has_work(struct tg3 *tp)
 509 {
 510         struct tg3_hw_status *sblk = tp->hw_status;
 511         unsigned int work_exists = 0;
 512
 513         /* check for phy events */
 514         if (!(tp->tg3_flags &
 515               (TG3_FLAG_USE_LINKCHG_REG |
 516                TG3_FLAG_POLL_SERDES))) {
 517                 if (sblk->status & SD_STATUS_LINK_CHG)
 518                         work_exists = 1;
 519         }
 520         /* check for RX/TX work to do */
 521         if (sblk->idx[0].tx_consumer != tp->tx_cons ||
 522             sblk->idx[0].rx_producer != tp->rx_rcb_ptr)
 523                 work_exists = 1;
 524
 525         return work_exists;
 526 }
 527
 528 /* tg3_restart_ints
 529  *  similar to tg3_enable_ints, but it accurately determines whether there
 530  *  is new work pending and can return without flushing the PIO write
 531  *  which reenables interrupts
 532  */
 533 static void tg3_restart_ints(struct tg3 *tp)
 534 {
 535         tw32_mailbox(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
 536                      tp->last_tag << 24);
 537         mmiowb();
 538
 539         /* When doing tagged status, this work check is unnecessary.
 540          * The last_tag we write above tells the chip which piece of
 541          * work we've completed.
 542          */
 543         if (!(tp->tg3_flags & TG3_FLAG_TAGGED_STATUS) &&
 544             tg3_has_work(tp))
 545                 tw32(HOSTCC_MODE, tp->coalesce_mode |
 546                      (HOSTCC_MODE_ENABLE | HOSTCC_MODE_NOW));
 547 }
 548
 549 static inline void tg3_netif_stop(struct tg3 *tp)
 550 {
 551         tp->dev->trans_start = jiffies; /* prevent tx timeout */
 552         netif_poll_disable(tp->dev);
 553         netif_tx_disable(tp->dev);
 554 }
 555
 556 static inline void tg3_netif_start(struct tg3 *tp)
 557 {
 558         netif_wake_queue(tp->dev);
 559         /* NOTE: unconditional netif_wake_queue is only appropriate
 560          * so long as all callers are assured to have free tx slots
 561          * (such as after tg3_init_hw)
 562          */
 563         netif_poll_enable(tp->dev);
 564         tp->hw_status->status |= SD_STATUS_UPDATED;
 565         tg3_enable_ints(tp);
 566 }
 567
 568 static void tg3_switch_clocks(struct tg3 *tp)
 569 {
 570         u32 clock_ctrl = tr32(TG3PCI_CLOCK_CTRL);
 571         u32 orig_clock_ctrl;
 572
 573         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780)
 574                 return;
 575
 576         orig_clock_ctrl = clock_ctrl;
 577         clock_ctrl &= (CLOCK_CTRL_FORCE_CLKRUN |
 578                        CLOCK_CTRL_CLKRUN_OENABLE |
 579                        0x1f);
 580         tp->pci_clock_ctrl = clock_ctrl;
 581
 582         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
 583                 if (orig_clock_ctrl & CLOCK_CTRL_625_CORE) {
 584                         tw32_f(TG3PCI_CLOCK_CTRL,
 585                                clock_ctrl | CLOCK_CTRL_625_CORE);
 586                         udelay(40);
 587                 }
 588         } else if ((orig_clock_ctrl & CLOCK_CTRL_44MHZ_CORE) != 0) {
 589                 tw32_f(TG3PCI_CLOCK_CTRL,
 590                      clock_ctrl |
 591                      (CLOCK_CTRL_44MHZ_CORE | CLOCK_CTRL_ALTCLK));
 592                 udelay(40);
 593                 tw32_f(TG3PCI_CLOCK_CTRL,
 594                      clock_ctrl | (CLOCK_CTRL_ALTCLK));
 595                 udelay(40);
 596         }
 597         tw32_f(TG3PCI_CLOCK_CTRL, clock_ctrl);
 598         udelay(40);
 599 }
 600
 601 #define PHY_BUSY_LOOPS  5000
 602
 603 static int tg3_readphy(struct tg3 *tp, int reg, u32 *val)
 604 {
 605         u32 frame_val;
 606         unsigned int loops;
 607         int ret;
 608
 609         if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
 610                 tw32_f(MAC_MI_MODE,
 611                      (tp->mi_mode & ~MAC_MI_MODE_AUTO_POLL));
 612                 udelay(80);
 613         }
 614
 615         *val = 0x0;
 616
 617         frame_val  = ((PHY_ADDR << MI_COM_PHY_ADDR_SHIFT) &
 618                       MI_COM_PHY_ADDR_MASK);
 619         frame_val |= ((reg << MI_COM_REG_ADDR_SHIFT) &
 620                       MI_COM_REG_ADDR_MASK);
 621         frame_val |= (MI_COM_CMD_READ | MI_COM_START);
 622
 623         tw32_f(MAC_MI_COM, frame_val);
 624
 625         loops = PHY_BUSY_LOOPS;
 626         while (loops != 0) {
 627                 udelay(10);
 628                 frame_val = tr32(MAC_MI_COM);
 629
 630                 if ((frame_val & MI_COM_BUSY) == 0) {
 631                         udelay(5);
 632                         frame_val = tr32(MAC_MI_COM);
 633                         break;
 634                 }
 635                 loops -= 1;
 636         }
 637
 638         ret = -EBUSY;
 639         if (loops != 0) {
 640                 *val = frame_val & MI_COM_DATA_MASK;
 641                 ret = 0;
 642         }
 643
 644         if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
 645                 tw32_f(MAC_MI_MODE, tp->mi_mode);
 646                 udelay(80);
 647         }
 648
 649         return ret;
 650 }
 651
 652 static int tg3_writephy(struct tg3 *tp, int reg, u32 val)
 653 {
 654         u32 frame_val;
 655         unsigned int loops;
 656         int ret;
 657
 658         if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
 659                 tw32_f(MAC_MI_MODE,
 660                      (tp->mi_mode & ~MAC_MI_MODE_AUTO_POLL));
 661                 udelay(80);
 662         }
 663
 664         frame_val  = ((PHY_ADDR << MI_COM_PHY_ADDR_SHIFT) &
 665                       MI_COM_PHY_ADDR_MASK);
 666         frame_val |= ((reg << MI_COM_REG_ADDR_SHIFT) &
 667                       MI_COM_REG_ADDR_MASK);
 668         frame_val |= (val & MI_COM_DATA_MASK);
 669         frame_val |= (MI_COM_CMD_WRITE | MI_COM_START);
 670
 671         tw32_f(MAC_MI_COM, frame_val);
 672
 673         loops = PHY_BUSY_LOOPS;
 674         while (loops != 0) {
 675                 udelay(10);
 676                 frame_val = tr32(MAC_MI_COM);
 677                 if ((frame_val & MI_COM_BUSY) == 0) {
 678                         udelay(5);
 679                         frame_val = tr32(MAC_MI_COM);
 680                         break;
 681                 }
 682                 loops -= 1;
 683         }
 684
 685         ret = -EBUSY;
 686         if (loops != 0)
 687                 ret = 0;
 688
 689         if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
 690                 tw32_f(MAC_MI_MODE, tp->mi_mode);
 691                 udelay(80);
 692         }
 693
 694         return ret;
 695 }
 696
 697 static void tg3_phy_set_wirespeed(struct tg3 *tp)
 698 {
 699         u32 val;
 700
 701         if (tp->tg3_flags2 & TG3_FLG2_NO_ETH_WIRE_SPEED)
 702                 return;
 703
 704         if (!tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x7007) &&
 705             !tg3_readphy(tp, MII_TG3_AUX_CTRL, &val))
 706                 tg3_writephy(tp, MII_TG3_AUX_CTRL,
 707                              (val | (1 << 15) | (1 << 4)));
 708 }
 709
 710 static int tg3_bmcr_reset(struct tg3 *tp)
 711 {
 712         u32 phy_control;
 713         int limit, err;
 714
 715         /* OK, reset it, and poll the BMCR_RESET bit until it
 716          * clears or we time out.
 717          */
 718         phy_control = BMCR_RESET;
 719         err = tg3_writephy(tp, MII_BMCR, phy_control);
 720         if (err != 0)
 721                 return -EBUSY;
 722
 723         limit = 5000;
 724         while (limit--) {
 725                 err = tg3_readphy(tp, MII_BMCR, &phy_control);
 726                 if (err != 0)
 727                         return -EBUSY;
 728
 729                 if ((phy_control & BMCR_RESET) == 0) {
 730                         udelay(40);
 731                         break;
 732                 }
 733                 udelay(10);
 734         }
 735         if (limit <= 0)
 736                 return -EBUSY;
 737
 738         return 0;
 739 }
 740
 741 static int tg3_wait_macro_done(struct tg3 *tp)
 742 {
 743         int limit = 100;
 744
 745         while (limit--) {
 746                 u32 tmp32;
 747
 748                 if (!tg3_readphy(tp, 0x16, &tmp32)) {
 749                         if ((tmp32 & 0x1000) == 0)
 750                                 break;
 751                 }
 752         }
 753         if (limit <= 0)
 754                 return -EBUSY;
 755
 756         return 0;
 757 }
 758
 759 static int tg3_phy_write_and_check_testpat(struct tg3 *tp, int *resetp)
 760 {
 761         static const u32 test_pat[4][6] = {
 762         { 0x00005555, 0x00000005, 0x00002aaa, 0x0000000a, 0x00003456, 0x00000003 },
 763         { 0x00002aaa, 0x0000000a, 0x00003333, 0x00000003, 0x0000789a, 0x00000005 },
 764         { 0x00005a5a, 0x00000005, 0x00002a6a, 0x0000000a, 0x00001bcd, 0x00000003 },
 765         { 0x00002a5a, 0x0000000a, 0x000033c3, 0x00000003, 0x00002ef1, 0x00000005 }
 766         };
 767         int chan;
 768
 769         for (chan = 0; chan < 4; chan++) {
 770                 int i;
 771
 772                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
 773                              (chan * 0x2000) | 0x0200);
 774                 tg3_writephy(tp, 0x16, 0x0002);
 775
 776                 for (i = 0; i < 6; i++)
 777                         tg3_writephy(tp, MII_TG3_DSP_RW_PORT,
 778                                      test_pat[chan][i]);
 779
 780                 tg3_writephy(tp, 0x16, 0x0202);
 781                 if (tg3_wait_macro_done(tp)) {
 782                         *resetp = 1;
 783                         return -EBUSY;
 784                 }
 785
 786                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
 787                              (chan * 0x2000) | 0x0200);
 788                 tg3_writephy(tp, 0x16, 0x0082);
 789                 if (tg3_wait_macro_done(tp)) {
 790                         *resetp = 1;
 791                         return -EBUSY;
 792                 }
 793
 794                 tg3_writephy(tp, 0x16, 0x0802);
 795                 if (tg3_wait_macro_done(tp)) {
 796                         *resetp = 1;
 797                         return -EBUSY;
 798                 }
 799
 800                 for (i = 0; i < 6; i += 2) {
 801                         u32 low, high;
 802
 803                         if (tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &low) ||
 804                             tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &high) ||
 805                             tg3_wait_macro_done(tp)) {
 806                                 *resetp = 1;
 807                                 return -EBUSY;
 808                         }
 809                         low &= 0x7fff;
 810                         high &= 0x000f;
 811                         if (low != test_pat[chan][i] ||
 812                             high != test_pat[chan][i+1]) {
 813                                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000b);
 814                                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x4001);
 815                                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x4005);
 816
 817                                 return -EBUSY;
 818                         }
 819                 }
 820         }
 821
 822         return 0;
 823 }
 824
 825 static int tg3_phy_reset_chanpat(struct tg3 *tp)
 826 {
 827         int chan;
 828
 829         for (chan = 0; chan < 4; chan++) {
 830                 int i;
 831
 832                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
 833                              (chan * 0x2000) | 0x0200);
 834                 tg3_writephy(tp, 0x16, 0x0002);
 835                 for (i = 0; i < 6; i++)
 836                         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x000);
 837                 tg3_writephy(tp, 0x16, 0x0202);
 838                 if (tg3_wait_macro_done(tp))
 839                         return -EBUSY;
 840         }
 841
 842         return 0;
 843 }
 844
 845 static int tg3_phy_reset_5703_4_5(struct tg3 *tp)
 846 {
 847         u32 reg32, phy9_orig;
 848         int retries, do_phy_reset, err;
 849
 850         retries = 10;
 851         do_phy_reset = 1;
 852         do {
 853                 if (do_phy_reset) {
 854                         err = tg3_bmcr_reset(tp);
 855                         if (err)
 856                                 return err;
 857                         do_phy_reset = 0;
 858                 }
 859
 860                 /* Disable transmitter and interrupt.  */
 861                 if (tg3_readphy(tp, MII_TG3_EXT_CTRL, &reg32))
 862                         continue;
 863
 864                 reg32 |= 0x3000;
 865                 tg3_writephy(tp, MII_TG3_EXT_CTRL, reg32);
 866
 867                 /* Set full-duplex, 1000 mbps.  */
 868                 tg3_writephy(tp, MII_BMCR,
 869                              BMCR_FULLDPLX | TG3_BMCR_SPEED1000);
 870
 871                 /* Set to master mode.  */
 872                 if (tg3_readphy(tp, MII_TG3_CTRL, &phy9_orig))
 873                         continue;
 874
 875                 tg3_writephy(tp, MII_TG3_CTRL,
 876                              (MII_TG3_CTRL_AS_MASTER |
 877                               MII_TG3_CTRL_ENABLE_AS_MASTER));
 878
 879                 /* Enable SM_DSP_CLOCK and 6dB.  */
 880                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0c00);
 881
 882                 /* Block the PHY control access.  */
 883                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8005);
 884                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0800);
 885
 886                 err = tg3_phy_write_and_check_testpat(tp, &do_phy_reset);
 887                 if (!err)
 888                         break;
 889         } while (--retries);
 890
 891         err = tg3_phy_reset_chanpat(tp);
 892         if (err)
 893                 return err;
 894
 895         tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8005);
 896         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0000);
 897
 898         tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8200);
 899         tg3_writephy(tp, 0x16, 0x0000);
 900
 901         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
 902             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) {
 903                 /* Set Extended packet length bit for jumbo frames */
 904                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4400);
 905         }
 906         else {
 907                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0400);
 908         }
 909
 910         tg3_writephy(tp, MII_TG3_CTRL, phy9_orig);
 911
 912         if (!tg3_readphy(tp, MII_TG3_EXT_CTRL, &reg32)) {
 913                 reg32 &= ~0x3000;
 914                 tg3_writephy(tp, MII_TG3_EXT_CTRL, reg32);
 915         } else if (!err)
 916                 err = -EBUSY;
 917
 918         return err;
 919 }
 920
 921 /* This will reset the tigon3 PHY if there is no valid
 922  * link unless the FORCE argument is non-zero.
 923  */
 924 static int tg3_phy_reset(struct tg3 *tp)
 925 {
 926         u32 phy_status;
 927         int err;
 928
 929         err  = tg3_readphy(tp, MII_BMSR, &phy_status);
 930         err |= tg3_readphy(tp, MII_BMSR, &phy_status);
 931         if (err != 0)
 932                 return -EBUSY;
 933
 934         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
 935             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704 ||
 936             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) {
 937                 err = tg3_phy_reset_5703_4_5(tp);
 938                 if (err)
 939                         return err;
 940                 goto out;
 941         }
 942
 943         err = tg3_bmcr_reset(tp);
 944         if (err)
 945                 return err;
 946
 947 out:
 948         if (tp->tg3_flags2 & TG3_FLG2_PHY_ADC_BUG) {
 949                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0c00);
 950                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x201f);
 951                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x2aaa);
 952                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000a);
 953                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0323);
 954                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0400);
 955         }
 956         if (tp->tg3_flags2 & TG3_FLG2_PHY_5704_A0_BUG) {
 957                 tg3_writephy(tp, 0x1c, 0x8d68);
 958                 tg3_writephy(tp, 0x1c, 0x8d68);
 959         }
 960         if (tp->tg3_flags2 & TG3_FLG2_PHY_BER_BUG) {
 961                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0c00);
 962                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000a);
 963                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x310b);
 964                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x201f);
 965                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x9506);
 966                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x401f);
 967                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x14e2);
 968                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0400);
 969         }
 970         /* Set Extended packet length bit (bit 14) on all chips that */
 971         /* support jumbo frames */
 972         if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5401) {
 973                 /* Cannot do read-modify-write on 5401 */
 974                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4c20);
 975         } else if (tp->tg3_flags2 & TG3_FLG2_JUMBO_CAPABLE) {
 976                 u32 phy_reg;
 977
 978                 /* Set bit 14 with read-modify-write to preserve other bits */
 979                 if (!tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0007) &&
 980                     !tg3_readphy(tp, MII_TG3_AUX_CTRL, &phy_reg))
 981                         tg3_writephy(tp, MII_TG3_AUX_CTRL, phy_reg | 0x4000);
 982         }
 983
 984         /* Set phy register 0x10 bit 0 to high fifo elasticity to support
 985          * jumbo frames transmission.
 986          */
 987         if (tp->tg3_flags2 & TG3_FLG2_JUMBO_CAPABLE) {
 988                 u32 phy_reg;
 989
 990                 if (!tg3_readphy(tp, MII_TG3_EXT_CTRL, &phy_reg))
 991                     tg3_writephy(tp, MII_TG3_EXT_CTRL,
 992                                  phy_reg | MII_TG3_EXT_CTRL_FIFO_ELASTIC);
 993         }
 994
 995         tg3_phy_set_wirespeed(tp);
 996         return 0;
 997 }
 998
 999 static void tg3_frob_aux_power(struct tg3 *tp)
1000 {
1001         struct tg3 *tp_peer = tp;
1002
1003         if ((tp->tg3_flags & TG3_FLAG_EEPROM_WRITE_PROT) != 0)
1004                 return;
1005
1006         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) {
1007                 tp_peer = pci_get_drvdata(tp->pdev_peer);
1008                 if (!tp_peer)
1009                         BUG();
1010         }
1011
1012
1013         if ((tp->tg3_flags & TG3_FLAG_WOL_ENABLE) != 0 ||
1014             (tp_peer->tg3_flags & TG3_FLAG_WOL_ENABLE) != 0) {
1015                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
1016                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) {
1017                         tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1018                              (GRC_LCLCTRL_GPIO_OE0 |
1019                               GRC_LCLCTRL_GPIO_OE1 |
1020                               GRC_LCLCTRL_GPIO_OE2 |
1021                               GRC_LCLCTRL_GPIO_OUTPUT0 |
1022                               GRC_LCLCTRL_GPIO_OUTPUT1));
1023                         udelay(100);
1024                 } else {
1025                         u32 no_gpio2;
1026                         u32 grc_local_ctrl;
1027
1028                         if (tp_peer != tp &&
1029                             (tp_peer->tg3_flags & TG3_FLAG_INIT_COMPLETE) != 0)
1030                                 return;
1031
1032                         /* On 5753 and variants, GPIO2 cannot be used. */
1033                         no_gpio2 = tp->nic_sram_data_cfg &
1034                                     NIC_SRAM_DATA_CFG_NO_GPIO2;
1035
1036                         grc_local_ctrl = GRC_LCLCTRL_GPIO_OE0 |
1037                                          GRC_LCLCTRL_GPIO_OE1 |
1038                                          GRC_LCLCTRL_GPIO_OE2 |
1039                                          GRC_LCLCTRL_GPIO_OUTPUT1 |
1040                                          GRC_LCLCTRL_GPIO_OUTPUT2;
1041                         if (no_gpio2) {
1042                                 grc_local_ctrl &= ~(GRC_LCLCTRL_GPIO_OE2 |
1043                                                     GRC_LCLCTRL_GPIO_OUTPUT2);
1044                         }
1045                         tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1046                                                 grc_local_ctrl);
1047                         udelay(100);
1048
1049                         grc_local_ctrl |= GRC_LCLCTRL_GPIO_OUTPUT0;
1050
1051                         tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1052                                                 grc_local_ctrl);
1053                         udelay(100);
1054
1055                         if (!no_gpio2) {
1056                                 grc_local_ctrl &= ~GRC_LCLCTRL_GPIO_OUTPUT2;
1057                                 tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1058                                        grc_local_ctrl);
1059                                 udelay(100);
1060                         }
1061                 }
1062         } else {
1063                 if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700 &&
1064                     GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701) {
1065                         if (tp_peer != tp &&
1066                             (tp_peer->tg3_flags & TG3_FLAG_INIT_COMPLETE) != 0)
1067                                 return;
1068
1069                         tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1070                              (GRC_LCLCTRL_GPIO_OE1 |
1071                               GRC_LCLCTRL_GPIO_OUTPUT1));
1072                         udelay(100);
1073
1074                         tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1075                              (GRC_LCLCTRL_GPIO_OE1));
1076                         udelay(100);
1077
1078                         tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1079                              (GRC_LCLCTRL_GPIO_OE1 |
1080                               GRC_LCLCTRL_GPIO_OUTPUT1));
1081                         udelay(100);
1082                 }
1083         }
1084 }
1085
1086 static int tg3_setup_phy(struct tg3 *, int);
1087
1088 #define RESET_KIND_SHUTDOWN     0
1089 #define RESET_KIND_INIT         1
1090 #define RESET_KIND_SUSPEND      2
1091
1092 static void tg3_write_sig_post_reset(struct tg3 *, int);
1093 static int tg3_halt_cpu(struct tg3 *, u32);
1094
1095 static int tg3_set_power_state(struct tg3 *tp, int state)
1096 {
1097         u32 misc_host_ctrl;
1098         u16 power_control, power_caps;
1099         int pm = tp->pm_cap;
1100
1101         /* Make sure register accesses (indirect or otherwise)
1102          * will function correctly.
1103          */
1104         pci_write_config_dword(tp->pdev,
1105                                TG3PCI_MISC_HOST_CTRL,
1106                                tp->misc_host_ctrl);
1107
1108         pci_read_config_word(tp->pdev,
1109                              pm + PCI_PM_CTRL,
1110                              &power_control);
1111         power_control |= PCI_PM_CTRL_PME_STATUS;
1112         power_control &= ~(PCI_PM_CTRL_STATE_MASK);
1113         switch (state) {
1114         case 0:
1115                 power_control |= 0;
1116                 pci_write_config_word(tp->pdev,
1117                                       pm + PCI_PM_CTRL,
1118                                       power_control);
1119                 udelay(100);    /* Delay after power state change */
1120
1121                 /* Switch out of Vaux if it is not a LOM */
1122                 if (!(tp->tg3_flags & TG3_FLAG_EEPROM_WRITE_PROT)) {
1123                         tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl);
1124                         udelay(100);
1125                 }
1126
1127                 return 0;
1128
1129         case 1:
1130                 power_control |= 1;
1131                 break;
1132
1133         case 2:
1134                 power_control |= 2;
1135                 break;
1136
1137         case 3:
1138                 power_control |= 3;
1139                 break;
1140
1141         default:
1142                 printk(KERN_WARNING PFX "%s: Invalid power state (%d) "
1143                        "requested.\n",
1144                        tp->dev->name, state);
1145                 return -EINVAL;
1146         };
1147
1148         power_control |= PCI_PM_CTRL_PME_ENABLE;
1149
1150         misc_host_ctrl = tr32(TG3PCI_MISC_HOST_CTRL);
1151         tw32(TG3PCI_MISC_HOST_CTRL,
1152              misc_host_ctrl | MISC_HOST_CTRL_MASK_PCI_INT);
1153
1154         if (tp->link_config.phy_is_low_power == 0) {
1155                 tp->link_config.phy_is_low_power = 1;
1156                 tp->link_config.orig_speed = tp->link_config.speed;
1157                 tp->link_config.orig_duplex = tp->link_config.duplex;
1158                 tp->link_config.orig_autoneg = tp->link_config.autoneg;
1159         }
1160
1161         if (!(tp->tg3_flags2 & TG3_FLG2_ANY_SERDES)) {
1162                 tp->link_config.speed = SPEED_10;
1163                 tp->link_config.duplex = DUPLEX_HALF;
1164                 tp->link_config.autoneg = AUTONEG_ENABLE;
1165                 tg3_setup_phy(tp, 0);
1166         }
1167
1168         pci_read_config_word(tp->pdev, pm + PCI_PM_PMC, &power_caps);
1169
1170         if (tp->tg3_flags & TG3_FLAG_WOL_ENABLE) {
1171                 u32 mac_mode;
1172
1173                 if (!(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)) {
1174                         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x5a);
1175                         udelay(40);
1176
1177                         mac_mode = MAC_MODE_PORT_MODE_MII;
1178
1179                         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700 ||
1180                             !(tp->tg3_flags & TG3_FLAG_WOL_SPEED_100MB))
1181                                 mac_mode |= MAC_MODE_LINK_POLARITY;
1182                 } else {
1183                         mac_mode = MAC_MODE_PORT_MODE_TBI;
1184                 }
1185
1186                 if (!(tp->tg3_flags2 & TG3_FLG2_5750_PLUS))
1187                         tw32(MAC_LED_CTRL, tp->led_ctrl);
1188
1189                 if (((power_caps & PCI_PM_CAP_PME_D3cold) &&
1190                      (tp->tg3_flags & TG3_FLAG_WOL_ENABLE)))
1191                         mac_mode |= MAC_MODE_MAGIC_PKT_ENABLE;
1192
1193                 tw32_f(MAC_MODE, mac_mode);
1194                 udelay(100);
1195
1196                 tw32_f(MAC_RX_MODE, RX_MODE_ENABLE);
1197                 udelay(10);
1198         }
1199
1200         if (!(tp->tg3_flags & TG3_FLAG_WOL_SPEED_100MB) &&
1201             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
1202              GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701)) {
1203                 u32 base_val;
1204
1205                 base_val = tp->pci_clock_ctrl;
1206                 base_val |= (CLOCK_CTRL_RXCLK_DISABLE |
1207                              CLOCK_CTRL_TXCLK_DISABLE);
1208
1209                 tw32_f(TG3PCI_CLOCK_CTRL, base_val |
1210                      CLOCK_CTRL_ALTCLK |
1211                      CLOCK_CTRL_PWRDOWN_PLL133);
1212                 udelay(40);
1213         } else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780) {
1214                 /* do nothing */
1215         } else if (!((tp->tg3_flags2 & TG3_FLG2_5750_PLUS) &&
1216                      (tp->tg3_flags & TG3_FLAG_ENABLE_ASF))) {
1217                 u32 newbits1, newbits2;
1218
1219                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
1220                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) {
1221                         newbits1 = (CLOCK_CTRL_RXCLK_DISABLE |
1222                                     CLOCK_CTRL_TXCLK_DISABLE |
1223                                     CLOCK_CTRL_ALTCLK);
1224                         newbits2 = newbits1 | CLOCK_CTRL_44MHZ_CORE;
1225                 } else if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
1226                         newbits1 = CLOCK_CTRL_625_CORE;
1227                         newbits2 = newbits1 | CLOCK_CTRL_ALTCLK;
1228                 } else {
1229                         newbits1 = CLOCK_CTRL_ALTCLK;
1230                         newbits2 = newbits1 | CLOCK_CTRL_44MHZ_CORE;
1231                 }
1232
1233                 tw32_f(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl | newbits1);
1234                 udelay(40);
1235
1236                 tw32_f(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl | newbits2);
1237                 udelay(40);
1238
1239                 if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
1240                         u32 newbits3;
1241
1242                         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
1243                             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) {
1244                                 newbits3 = (CLOCK_CTRL_RXCLK_DISABLE |
1245                                             CLOCK_CTRL_TXCLK_DISABLE |
1246                                             CLOCK_CTRL_44MHZ_CORE);
1247                         } else {
1248                                 newbits3 = CLOCK_CTRL_44MHZ_CORE;
1249                         }
1250
1251                         tw32_f(TG3PCI_CLOCK_CTRL,
1252                                          tp->pci_clock_ctrl | newbits3);
1253                         udelay(40);
1254                 }
1255         }
1256
1257         tg3_frob_aux_power(tp);
1258
1259         /* Workaround for unstable PLL clock */
1260         if ((GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5750_AX) ||
1261             (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5750_BX)) {
1262                 u32 val = tr32(0x7d00);
1263
1264                 val &= ~((1 << 16) | (1 << 4) | (1 << 2) | (1 << 1) | 1);
1265                 tw32(0x7d00, val);
1266                 if (!(tp->tg3_flags & TG3_FLAG_ENABLE_ASF))
1267                         tg3_halt_cpu(tp, RX_CPU_BASE);
1268         }
1269
1270         /* Finally, set the new power state. */
1271         pci_write_config_word(tp->pdev, pm + PCI_PM_CTRL, power_control);
1272         udelay(100);    /* Delay after power state change */
1273
1274         tg3_write_sig_post_reset(tp, RESET_KIND_SHUTDOWN);
1275
1276         return 0;
1277 }
1278
1279 static void tg3_link_report(struct tg3 *tp)
1280 {
1281         if (!netif_carrier_ok(tp->dev)) {
1282                 printk(KERN_INFO PFX "%s: Link is down.\n", tp->dev->name);
1283         } else {
1284                 printk(KERN_INFO PFX "%s: Link is up at %d Mbps, %s duplex.\n",
1285                        tp->dev->name,
1286                        (tp->link_config.active_speed == SPEED_1000 ?
1287                         1000 :
1288                         (tp->link_config.active_speed == SPEED_100 ?
1289                          100 : 10)),
1290                        (tp->link_config.active_duplex == DUPLEX_FULL ?
1291                         "full" : "half"));
1292
1293                 printk(KERN_INFO PFX "%s: Flow control is %s for TX and "
1294                        "%s for RX.\n",
1295                        tp->dev->name,
1296                        (tp->tg3_flags & TG3_FLAG_TX_PAUSE) ? "on" : "off",
1297                        (tp->tg3_flags & TG3_FLAG_RX_PAUSE) ? "on" : "off");
1298         }
1299 }
1300
1301 static void tg3_setup_flow_control(struct tg3 *tp, u32 local_adv, u32 remote_adv)
1302 {
1303         u32 new_tg3_flags = 0;
1304         u32 old_rx_mode = tp->rx_mode;
1305         u32 old_tx_mode = tp->tx_mode;
1306
1307         if (tp->tg3_flags & TG3_FLAG_PAUSE_AUTONEG) {
1308
1309                 /* Convert 1000BaseX flow control bits to 1000BaseT
1310                  * bits before resolving flow control.
1311                  */
1312                 if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES) {
1313                         local_adv &= ~(ADVERTISE_PAUSE_CAP |
1314                                        ADVERTISE_PAUSE_ASYM);
1315                         remote_adv &= ~(LPA_PAUSE_CAP | LPA_PAUSE_ASYM);
1316
1317                         if (local_adv & ADVERTISE_1000XPAUSE)
1318                                 local_adv |= ADVERTISE_PAUSE_CAP;
1319                         if (local_adv & ADVERTISE_1000XPSE_ASYM)
1320                                 local_adv |= ADVERTISE_PAUSE_ASYM;
1321                         if (remote_adv & LPA_1000XPAUSE)
1322                                 remote_adv |= LPA_PAUSE_CAP;
1323                         if (remote_adv & LPA_1000XPAUSE_ASYM)
1324                                 remote_adv |= LPA_PAUSE_ASYM;
1325                 }
1326
1327                 if (local_adv & ADVERTISE_PAUSE_CAP) {
1328                         if (local_adv & ADVERTISE_PAUSE_ASYM) {
1329                                 if (remote_adv & LPA_PAUSE_CAP)
1330                                         new_tg3_flags |=
1331                                                 (TG3_FLAG_RX_PAUSE |
1332                                                 TG3_FLAG_TX_PAUSE);
1333                                 else if (remote_adv & LPA_PAUSE_ASYM)
1334                                         new_tg3_flags |=
1335                                                 (TG3_FLAG_RX_PAUSE);
1336                         } else {
1337                                 if (remote_adv & LPA_PAUSE_CAP)
1338                                         new_tg3_flags |=
1339                                                 (TG3_FLAG_RX_PAUSE |
1340                                                 TG3_FLAG_TX_PAUSE);
1341                         }
1342                 } else if (local_adv & ADVERTISE_PAUSE_ASYM) {
1343                         if ((remote_adv & LPA_PAUSE_CAP) &&
1344                         (remote_adv & LPA_PAUSE_ASYM))
1345                                 new_tg3_flags |= TG3_FLAG_TX_PAUSE;
1346                 }
1347
1348                 tp->tg3_flags &= ~(TG3_FLAG_RX_PAUSE | TG3_FLAG_TX_PAUSE);
1349                 tp->tg3_flags |= new_tg3_flags;
1350         } else {
1351                 new_tg3_flags = tp->tg3_flags;
1352         }
1353
1354         if (new_tg3_flags & TG3_FLAG_RX_PAUSE)
1355                 tp->rx_mode |= RX_MODE_FLOW_CTRL_ENABLE;
1356         else
1357                 tp->rx_mode &= ~RX_MODE_FLOW_CTRL_ENABLE;
1358
1359         if (old_rx_mode != tp->rx_mode) {
1360                 tw32_f(MAC_RX_MODE, tp->rx_mode);
1361         }
1362
1363         if (new_tg3_flags & TG3_FLAG_TX_PAUSE)
1364                 tp->tx_mode |= TX_MODE_FLOW_CTRL_ENABLE;
1365         else
1366                 tp->tx_mode &= ~TX_MODE_FLOW_CTRL_ENABLE;
1367
1368         if (old_tx_mode != tp->tx_mode) {
1369                 tw32_f(MAC_TX_MODE, tp->tx_mode);
1370         }
1371 }
1372
1373 static void tg3_aux_stat_to_speed_duplex(struct tg3 *tp, u32 val, u16 *speed, u8 *duplex)
1374 {
1375         switch (val & MII_TG3_AUX_STAT_SPDMASK) {
1376         case MII_TG3_AUX_STAT_10HALF:
1377                 *speed = SPEED_10;
1378                 *duplex = DUPLEX_HALF;
1379                 break;
1380
1381         case MII_TG3_AUX_STAT_10FULL:
1382                 *speed = SPEED_10;
1383                 *duplex = DUPLEX_FULL;
1384                 break;
1385
1386         case MII_TG3_AUX_STAT_100HALF:
1387                 *speed = SPEED_100;
1388                 *duplex = DUPLEX_HALF;
1389                 break;
1390
1391         case MII_TG3_AUX_STAT_100FULL:
1392                 *speed = SPEED_100;
1393                 *duplex = DUPLEX_FULL;
1394                 break;
1395
1396         case MII_TG3_AUX_STAT_1000HALF:
1397                 *speed = SPEED_1000;
1398                 *duplex = DUPLEX_HALF;
1399                 break;
1400
1401         case MII_TG3_AUX_STAT_1000FULL:
1402                 *speed = SPEED_1000;
1403                 *duplex = DUPLEX_FULL;
1404                 break;
1405
1406         default:
1407                 *speed = SPEED_INVALID;
1408                 *duplex = DUPLEX_INVALID;
1409                 break;
1410         };
1411 }
1412
1413 static void tg3_phy_copper_begin(struct tg3 *tp)
1414 {
1415         u32 new_adv;
1416         int i;
1417
1418         if (tp->link_config.phy_is_low_power) {
1419                 /* Entering low power mode.  Disable gigabit and
1420                  * 100baseT advertisements.
1421                  */
1422                 tg3_writephy(tp, MII_TG3_CTRL, 0);
1423
1424                 new_adv = (ADVERTISE_10HALF | ADVERTISE_10FULL |
1425                            ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP);
1426                 if (tp->tg3_flags & TG3_FLAG_WOL_SPEED_100MB)
1427                         new_adv |= (ADVERTISE_100HALF | ADVERTISE_100FULL);
1428
1429                 tg3_writephy(tp, MII_ADVERTISE, new_adv);
1430         } else if (tp->link_config.speed == SPEED_INVALID) {
1431                 tp->link_config.advertising =
1432                         (ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full |
1433                          ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full |
1434                          ADVERTISED_1000baseT_Half | ADVERTISED_1000baseT_Full |
1435                          ADVERTISED_Autoneg | ADVERTISED_MII);
1436
1437                 if (tp->tg3_flags & TG3_FLAG_10_100_ONLY)
1438                         tp->link_config.advertising &=
1439                                 ~(ADVERTISED_1000baseT_Half |
1440                                   ADVERTISED_1000baseT_Full);
1441
1442                 new_adv = (ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP);
1443                 if (tp->link_config.advertising & ADVERTISED_10baseT_Half)
1444                         new_adv |= ADVERTISE_10HALF;
1445                 if (tp->link_config.advertising & ADVERTISED_10baseT_Full)
1446                         new_adv |= ADVERTISE_10FULL;
1447                 if (tp->link_config.advertising & ADVERTISED_100baseT_Half)
1448                         new_adv |= ADVERTISE_100HALF;
1449                 if (tp->link_config.advertising & ADVERTISED_100baseT_Full)
1450                         new_adv |= ADVERTISE_100FULL;
1451                 tg3_writephy(tp, MII_ADVERTISE, new_adv);
1452
1453                 if (tp->link_config.advertising &
1454                     (ADVERTISED_1000baseT_Half | ADVERTISED_1000baseT_Full)) {
1455                         new_adv = 0;
1456                         if (tp->link_config.advertising & ADVERTISED_1000baseT_Half)
1457                                 new_adv |= MII_TG3_CTRL_ADV_1000_HALF;
1458                         if (tp->link_config.advertising & ADVERTISED_1000baseT_Full)
1459                                 new_adv |= MII_TG3_CTRL_ADV_1000_FULL;
1460                         if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY) &&
1461                             (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
1462                              tp->pci_chip_rev_id == CHIPREV_ID_5701_B0))
1463                                 new_adv |= (MII_TG3_CTRL_AS_MASTER |
1464                                             MII_TG3_CTRL_ENABLE_AS_MASTER);
1465                         tg3_writephy(tp, MII_TG3_CTRL, new_adv);
1466                 } else {
1467                         tg3_writephy(tp, MII_TG3_CTRL, 0);
1468                 }
1469         } else {
1470                 /* Asking for a specific link mode. */
1471                 if (tp->link_config.speed == SPEED_1000) {
1472                         new_adv = ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP;
1473                         tg3_writephy(tp, MII_ADVERTISE, new_adv);
1474
1475                         if (tp->link_config.duplex == DUPLEX_FULL)
1476                                 new_adv = MII_TG3_CTRL_ADV_1000_FULL;
1477                         else
1478                                 new_adv = MII_TG3_CTRL_ADV_1000_HALF;
1479                         if (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
1480                             tp->pci_chip_rev_id == CHIPREV_ID_5701_B0)
1481                                 new_adv |= (MII_TG3_CTRL_AS_MASTER |
1482                                             MII_TG3_CTRL_ENABLE_AS_MASTER);
1483                         tg3_writephy(tp, MII_TG3_CTRL, new_adv);
1484                 } else {
1485                         tg3_writephy(tp, MII_TG3_CTRL, 0);
1486
1487                         new_adv = ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP;
1488                         if (tp->link_config.speed == SPEED_100) {
1489                                 if (tp->link_config.duplex == DUPLEX_FULL)
1490                                         new_adv |= ADVERTISE_100FULL;
1491                                 else
1492                                         new_adv |= ADVERTISE_100HALF;
1493                         } else {
1494                                 if (tp->link_config.duplex == DUPLEX_FULL)
1495                                         new_adv |= ADVERTISE_10FULL;
1496                                 else
1497                                         new_adv |= ADVERTISE_10HALF;
1498                         }
1499                         tg3_writephy(tp, MII_ADVERTISE, new_adv);
1500                 }
1501         }
1502
1503         if (tp->link_config.autoneg == AUTONEG_DISABLE &&
1504             tp->link_config.speed != SPEED_INVALID) {
1505                 u32 bmcr, orig_bmcr;
1506
1507                 tp->link_config.active_speed = tp->link_config.speed;
1508                 tp->link_config.active_duplex = tp->link_config.duplex;
1509
1510                 bmcr = 0;
1511                 switch (tp->link_config.speed) {
1512                 default:
1513                 case SPEED_10:
1514                         break;
1515
1516                 case SPEED_100:
1517                         bmcr |= BMCR_SPEED100;
1518                         break;
1519
1520                 case SPEED_1000:
1521                         bmcr |= TG3_BMCR_SPEED1000;
1522                         break;
1523                 };
1524
1525                 if (tp->link_config.duplex == DUPLEX_FULL)
1526                         bmcr |= BMCR_FULLDPLX;
1527
1528                 if (!tg3_readphy(tp, MII_BMCR, &orig_bmcr) &&
1529                     (bmcr != orig_bmcr)) {
1530                         tg3_writephy(tp, MII_BMCR, BMCR_LOOPBACK);
1531                         for (i = 0; i < 1500; i++) {
1532                                 u32 tmp;
1533
1534                                 udelay(10);
1535                                 if (tg3_readphy(tp, MII_BMSR, &tmp) ||
1536                                     tg3_readphy(tp, MII_BMSR, &tmp))
1537                                         continue;
1538                                 if (!(tmp & BMSR_LSTATUS)) {
1539                                         udelay(40);
1540                                         break;
1541                                 }
1542                         }
1543                         tg3_writephy(tp, MII_BMCR, bmcr);
1544                         udelay(40);
1545                 }
1546         } else {
1547                 tg3_writephy(tp, MII_BMCR,
1548                              BMCR_ANENABLE | BMCR_ANRESTART);
1549         }
1550 }
1551
1552 static int tg3_init_5401phy_dsp(struct tg3 *tp)
1553 {
1554         int err;
1555
1556         /* Turn off tap power management. */
1557         /* Set Extended packet length bit */
1558         err  = tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4c20);
1559
1560         err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x0012);
1561         err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x1804);
1562
1563         err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x0013);
1564         err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x1204);
1565
1566         err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8006);
1567         err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0132);
1568
1569         err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8006);
1570         err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0232);
1571
1572         err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x201f);
1573         err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0a20);
1574
1575         udelay(40);
1576
1577         return err;
1578 }
1579
1580 static int tg3_copper_is_advertising_all(struct tg3 *tp)
1581 {
1582         u32 adv_reg, all_mask;
1583
1584         if (tg3_readphy(tp, MII_ADVERTISE, &adv_reg))
1585                 return 0;
1586
1587         all_mask = (ADVERTISE_10HALF | ADVERTISE_10FULL |
1588                     ADVERTISE_100HALF | ADVERTISE_100FULL);
1589         if ((adv_reg & all_mask) != all_mask)
1590                 return 0;
1591         if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY)) {
1592                 u32 tg3_ctrl;
1593
1594                 if (tg3_readphy(tp, MII_TG3_CTRL, &tg3_ctrl))
1595                         return 0;
1596
1597                 all_mask = (MII_TG3_CTRL_ADV_1000_HALF |
1598                             MII_TG3_CTRL_ADV_1000_FULL);
1599                 if ((tg3_ctrl & all_mask) != all_mask)
1600                         return 0;
1601         }
1602         return 1;
1603 }
1604
1605 static int tg3_setup_copper_phy(struct tg3 *tp, int force_reset)
1606 {
1607         int current_link_up;
1608         u32 bmsr, dummy;
1609         u16 current_speed;
1610         u8 current_duplex;
1611         int i, err;
1612
1613         tw32(MAC_EVENT, 0);
1614
1615         tw32_f(MAC_STATUS,
1616              (MAC_STATUS_SYNC_CHANGED |
1617               MAC_STATUS_CFG_CHANGED |
1618               MAC_STATUS_MI_COMPLETION |
1619               MAC_STATUS_LNKSTATE_CHANGED));
1620         udelay(40);
1621
1622         tp->mi_mode = MAC_MI_MODE_BASE;
1623         tw32_f(MAC_MI_MODE, tp->mi_mode);
1624         udelay(80);
1625
1626         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x02);
1627
1628         /* Some third-party PHYs need to be reset on link going
1629          * down.
1630          */
1631         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
1632              GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704 ||
1633              GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) &&
1634             netif_carrier_ok(tp->dev)) {
1635                 tg3_readphy(tp, MII_BMSR, &bmsr);
1636                 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
1637                     !(bmsr & BMSR_LSTATUS))
1638                         force_reset = 1;
1639         }
1640         if (force_reset)
1641                 tg3_phy_reset(tp);
1642
1643         if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5401) {
1644                 tg3_readphy(tp, MII_BMSR, &bmsr);
1645                 if (tg3_readphy(tp, MII_BMSR, &bmsr) ||
1646                     !(tp->tg3_flags & TG3_FLAG_INIT_COMPLETE))
1647                         bmsr = 0;
1648
1649                 if (!(bmsr & BMSR_LSTATUS)) {
1650                         err = tg3_init_5401phy_dsp(tp);
1651                         if (err)
1652                                 return err;
1653
1654                         tg3_readphy(tp, MII_BMSR, &bmsr);
1655                         for (i = 0; i < 1000; i++) {
1656                                 udelay(10);
1657                                 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
1658                                     (bmsr & BMSR_LSTATUS)) {
1659                                         udelay(40);
1660                                         break;
1661                                 }
1662                         }
1663
1664                         if ((tp->phy_id & PHY_ID_REV_MASK) == PHY_REV_BCM5401_B0 &&
1665                             !(bmsr & BMSR_LSTATUS) &&
1666                             tp->link_config.active_speed == SPEED_1000) {
1667                                 err = tg3_phy_reset(tp);
1668                                 if (!err)
1669                                         err = tg3_init_5401phy_dsp(tp);
1670                                 if (err)
1671                                         return err;
1672                         }
1673                 }
1674         } else if (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
1675                    tp->pci_chip_rev_id == CHIPREV_ID_5701_B0) {
1676                 /* 5701 {A0,B0} CRC bug workaround */
1677                 tg3_writephy(tp, 0x15, 0x0a75);
1678                 tg3_writephy(tp, 0x1c, 0x8c68);
1679                 tg3_writephy(tp, 0x1c, 0x8d68);
1680                 tg3_writephy(tp, 0x1c, 0x8c68);
1681         }
1682
1683         /* Clear pending interrupts... */
1684         tg3_readphy(tp, MII_TG3_ISTAT, &dummy);
1685         tg3_readphy(tp, MII_TG3_ISTAT, &dummy);
1686
1687         if (tp->tg3_flags & TG3_FLAG_USE_MI_INTERRUPT)
1688                 tg3_writephy(tp, MII_TG3_IMASK, ~MII_TG3_INT_LINKCHG);
1689         else
1690                 tg3_writephy(tp, MII_TG3_IMASK, ~0);
1691
1692         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
1693             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) {
1694                 if (tp->led_ctrl == LED_CTRL_MODE_PHY_1)
1695                         tg3_writephy(tp, MII_TG3_EXT_CTRL,
1696                                      MII_TG3_EXT_CTRL_LNK3_LED_MODE);
1697                 else
1698                         tg3_writephy(tp, MII_TG3_EXT_CTRL, 0);
1699         }
1700
1701         current_link_up = 0;
1702         current_speed = SPEED_INVALID;
1703         current_duplex = DUPLEX_INVALID;
1704
1705         if (tp->tg3_flags2 & TG3_FLG2_CAPACITIVE_COUPLING) {
1706                 u32 val;
1707
1708                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4007);
1709                 tg3_readphy(tp, MII_TG3_AUX_CTRL, &val);
1710                 if (!(val & (1 << 10))) {
1711                         val |= (1 << 10);
1712                         tg3_writephy(tp, MII_TG3_AUX_CTRL, val);
1713                         goto relink;
1714                 }
1715         }
1716
1717         bmsr = 0;
1718         for (i = 0; i < 100; i++) {
1719                 tg3_readphy(tp, MII_BMSR, &bmsr);
1720                 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
1721                     (bmsr & BMSR_LSTATUS))
1722                         break;
1723                 udelay(40);
1724         }
1725
1726         if (bmsr & BMSR_LSTATUS) {
1727                 u32 aux_stat, bmcr;
1728
1729                 tg3_readphy(tp, MII_TG3_AUX_STAT, &aux_stat);
1730                 for (i = 0; i < 2000; i++) {
1731                         udelay(10);
1732                         if (!tg3_readphy(tp, MII_TG3_AUX_STAT, &aux_stat) &&
1733                             aux_stat)
1734                                 break;
1735                 }
1736
1737                 tg3_aux_stat_to_speed_duplex(tp, aux_stat,
1738                                              &current_speed,
1739                                              &current_duplex);
1740
1741                 bmcr = 0;
1742                 for (i = 0; i < 200; i++) {
1743                         tg3_readphy(tp, MII_BMCR, &bmcr);
1744                         if (tg3_readphy(tp, MII_BMCR, &bmcr))
1745                                 continue;
1746                         if (bmcr && bmcr != 0x7fff)
1747                                 break;
1748                         udelay(10);
1749                 }
1750
1751                 if (tp->link_config.autoneg == AUTONEG_ENABLE) {
1752                         if (bmcr & BMCR_ANENABLE) {
1753                                 current_link_up = 1;
1754
1755                                 /* Force autoneg restart if we are exiting
1756                                  * low power mode.
1757                                  */
1758                                 if (!tg3_copper_is_advertising_all(tp))
1759                                         current_link_up = 0;
1760                         } else {
1761                                 current_link_up = 0;
1762                         }
1763                 } else {
1764                         if (!(bmcr & BMCR_ANENABLE) &&
1765                             tp->link_config.speed == current_speed &&
1766                             tp->link_config.duplex == current_duplex) {
1767                                 current_link_up = 1;
1768                         } else {
1769                                 current_link_up = 0;
1770                         }
1771                 }
1772
1773                 tp->link_config.active_speed = current_speed;
1774                 tp->link_config.active_duplex = current_duplex;
1775         }
1776
1777         if (current_link_up == 1 &&
1778             (tp->link_config.active_duplex == DUPLEX_FULL) &&
1779             (tp->link_config.autoneg == AUTONEG_ENABLE)) {
1780                 u32 local_adv, remote_adv;
1781
1782                 if (tg3_readphy(tp, MII_ADVERTISE, &local_adv))
1783                         local_adv = 0;
1784                 local_adv &= (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
1785
1786                 if (tg3_readphy(tp, MII_LPA, &remote_adv))
1787                         remote_adv = 0;
1788
1789                 remote_adv &= (LPA_PAUSE_CAP | LPA_PAUSE_ASYM);
1790
1791                 /* If we are not advertising full pause capability,
1792                  * something is wrong.  Bring the link down and reconfigure.
1793                  */
1794                 if (local_adv != ADVERTISE_PAUSE_CAP) {
1795                         current_link_up = 0;
1796                 } else {
1797                         tg3_setup_flow_control(tp, local_adv, remote_adv);
1798                 }
1799         }
1800 relink:
1801         if (current_link_up == 0) {
1802                 u32 tmp;
1803
1804                 tg3_phy_copper_begin(tp);
1805
1806                 tg3_readphy(tp, MII_BMSR, &tmp);
1807                 if (!tg3_readphy(tp, MII_BMSR, &tmp) &&
1808                     (tmp & BMSR_LSTATUS))
1809                         current_link_up = 1;
1810         }
1811
1812         tp->mac_mode &= ~MAC_MODE_PORT_MODE_MASK;
1813         if (current_link_up == 1) {
1814                 if (tp->link_config.active_speed == SPEED_100 ||
1815                     tp->link_config.active_speed == SPEED_10)
1816                         tp->mac_mode |= MAC_MODE_PORT_MODE_MII;
1817                 else
1818                         tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
1819         } else
1820                 tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
1821
1822         tp->mac_mode &= ~MAC_MODE_HALF_DUPLEX;
1823         if (tp->link_config.active_duplex == DUPLEX_HALF)
1824                 tp->mac_mode |= MAC_MODE_HALF_DUPLEX;
1825
1826         tp->mac_mode &= ~MAC_MODE_LINK_POLARITY;
1827         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700) {
1828                 if ((tp->led_ctrl == LED_CTRL_MODE_PHY_2) ||
1829                     (current_link_up == 1 &&
1830                      tp->link_config.active_speed == SPEED_10))
1831                         tp->mac_mode |= MAC_MODE_LINK_POLARITY;
1832         } else {
1833                 if (current_link_up == 1)
1834                         tp->mac_mode |= MAC_MODE_LINK_POLARITY;
1835         }
1836
1837         /* ??? Without this setting Netgear GA302T PHY does not
1838          * ??? send/receive packets...
1839          */
1840         if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5411 &&
1841             tp->pci_chip_rev_id == CHIPREV_ID_5700_ALTIMA) {
1842                 tp->mi_mode |= MAC_MI_MODE_AUTO_POLL;
1843                 tw32_f(MAC_MI_MODE, tp->mi_mode);
1844                 udelay(80);
1845         }
1846
1847         tw32_f(MAC_MODE, tp->mac_mode);
1848         udelay(40);
1849
1850         if (tp->tg3_flags & TG3_FLAG_USE_LINKCHG_REG) {
1851                 /* Polled via timer. */
1852                 tw32_f(MAC_EVENT, 0);
1853         } else {
1854                 tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
1855         }
1856         udelay(40);
1857
1858         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 &&
1859             current_link_up == 1 &&
1860             tp->link_config.active_speed == SPEED_1000 &&
1861             ((tp->tg3_flags & TG3_FLAG_PCIX_MODE) ||
1862              (tp->tg3_flags & TG3_FLAG_PCI_HIGH_SPEED))) {
1863                 udelay(120);
1864                 tw32_f(MAC_STATUS,
1865                      (MAC_STATUS_SYNC_CHANGED |
1866                       MAC_STATUS_CFG_CHANGED));
1867                 udelay(40);
1868                 tg3_write_mem(tp,
1869                               NIC_SRAM_FIRMWARE_MBOX,
1870                               NIC_SRAM_FIRMWARE_MBOX_MAGIC2);
1871         }
1872
1873         if (current_link_up != netif_carrier_ok(tp->dev)) {
1874                 if (current_link_up)
1875                         netif_carrier_on(tp->dev);
1876                 else
1877                         netif_carrier_off(tp->dev);
1878                 tg3_link_report(tp);
1879         }
1880
1881         return 0;
1882 }
1883
1884 struct tg3_fiber_aneginfo {
1885         int state;
1886 #define ANEG_STATE_UNKNOWN              0
1887 #define ANEG_STATE_AN_ENABLE            1
1888 #define ANEG_STATE_RESTART_INIT         2
1889 #define ANEG_STATE_RESTART              3
1890 #define ANEG_STATE_DISABLE_LINK_OK      4
1891 #define ANEG_STATE_ABILITY_DETECT_INIT  5
1892 #define ANEG_STATE_ABILITY_DETECT       6
1893 #define ANEG_STATE_ACK_DETECT_INIT      7
1894 #define ANEG_STATE_ACK_DETECT           8
1895 #define ANEG_STATE_COMPLETE_ACK_INIT    9
1896 #define ANEG_STATE_COMPLETE_ACK         10
1897 #define ANEG_STATE_IDLE_DETECT_INIT     11
1898 #define ANEG_STATE_IDLE_DETECT          12
1899 #define ANEG_STATE_LINK_OK              13
1900 #define ANEG_STATE_NEXT_PAGE_WAIT_INIT  14
1901 #define ANEG_STATE_NEXT_PAGE_WAIT       15
1902
1903         u32 flags;
1904 #define MR_AN_ENABLE            0x00000001
1905 #define MR_RESTART_AN           0x00000002
1906 #define MR_AN_COMPLETE          0x00000004
1907 #define MR_PAGE_RX              0x00000008
1908 #define MR_NP_LOADED            0x00000010
1909 #define MR_TOGGLE_TX            0x00000020
1910 #define MR_LP_ADV_FULL_DUPLEX   0x00000040
1911 #define MR_LP_ADV_HALF_DUPLEX   0x00000080
1912 #define MR_LP_ADV_SYM_PAUSE     0x00000100
1913 #define MR_LP_ADV_ASYM_PAUSE    0x00000200
1914 #define MR_LP_ADV_REMOTE_FAULT1 0x00000400
1915 #define MR_LP_ADV_REMOTE_FAULT2 0x00000800
1916 #define MR_LP_ADV_NEXT_PAGE     0x00001000
1917 #define MR_TOGGLE_RX            0x00002000
1918 #define MR_NP_RX                0x00004000
1919
1920 #define MR_LINK_OK              0x80000000
1921
1922         unsigned long link_time, cur_time;
1923
1924         u32 ability_match_cfg;
1925         int ability_match_count;
1926
1927         char ability_match, idle_match, ack_match;
1928
1929         u32 txconfig, rxconfig;
1930 #define ANEG_CFG_NP             0x00000080
1931 #define ANEG_CFG_ACK            0x00000040
1932 #define ANEG_CFG_RF2            0x00000020
1933 #define ANEG_CFG_RF1            0x00000010
1934 #define ANEG_CFG_PS2            0x00000001
1935 #define ANEG_CFG_PS1            0x00008000
1936 #define ANEG_CFG_HD             0x00004000
1937 #define ANEG_CFG_FD             0x00002000
1938 #define ANEG_CFG_INVAL          0x00001f06
1939
1940 };
1941 #define ANEG_OK         0
1942 #define ANEG_DONE       1
1943 #define ANEG_TIMER_ENAB 2
1944 #define ANEG_FAILED     -1
1945
1946 #define ANEG_STATE_SETTLE_TIME  10000
1947
1948 static int tg3_fiber_aneg_smachine(struct tg3 *tp,
1949                                    struct tg3_fiber_aneginfo *ap)
1950 {
1951         unsigned long delta;
1952         u32 rx_cfg_reg;
1953         int ret;
1954
1955         if (ap->state == ANEG_STATE_UNKNOWN) {
1956                 ap->rxconfig = 0;
1957                 ap->link_time = 0;
1958                 ap->cur_time = 0;
1959                 ap->ability_match_cfg = 0;
1960                 ap->ability_match_count = 0;
1961                 ap->ability_match = 0;
1962                 ap->idle_match = 0;
1963                 ap->ack_match = 0;
1964         }
1965         ap->cur_time++;
1966
1967         if (tr32(MAC_STATUS) & MAC_STATUS_RCVD_CFG) {
1968                 rx_cfg_reg = tr32(MAC_RX_AUTO_NEG);
1969
1970                 if (rx_cfg_reg != ap->ability_match_cfg) {
1971                         ap->ability_match_cfg = rx_cfg_reg;
1972                         ap->ability_match = 0;
1973                         ap->ability_match_count = 0;
1974                 } else {
1975                         if (++ap->ability_match_count > 1) {
1976                                 ap->ability_match = 1;
1977                                 ap->ability_match_cfg = rx_cfg_reg;
1978                         }
1979                 }
1980                 if (rx_cfg_reg & ANEG_CFG_ACK)
1981                         ap->ack_match = 1;
1982                 else
1983                         ap->ack_match = 0;
1984
1985                 ap->idle_match = 0;
1986         } else {
1987                 ap->idle_match = 1;
1988                 ap->ability_match_cfg = 0;
1989                 ap->ability_match_count = 0;
1990                 ap->ability_match = 0;
1991                 ap->ack_match = 0;
1992
1993                 rx_cfg_reg = 0;
1994         }
1995
1996         ap->rxconfig = rx_cfg_reg;
1997         ret = ANEG_OK;
1998
1999         switch(ap->state) {
2000         case ANEG_STATE_UNKNOWN:
2001                 if (ap->flags & (MR_AN_ENABLE | MR_RESTART_AN))
2002                         ap->state = ANEG_STATE_AN_ENABLE;
2003
2004                 /* fallthru */
2005         case ANEG_STATE_AN_ENABLE:
2006                 ap->flags &= ~(MR_AN_COMPLETE | MR_PAGE_RX);
2007                 if (ap->flags & MR_AN_ENABLE) {
2008                         ap->link_time = 0;
2009                         ap->cur_time = 0;
2010                         ap->ability_match_cfg = 0;
2011                         ap->ability_match_count = 0;
2012                         ap->ability_match = 0;
2013                         ap->idle_match = 0;
2014                         ap->ack_match = 0;
2015
2016                         ap->state = ANEG_STATE_RESTART_INIT;
2017                 } else {
2018                         ap->state = ANEG_STATE_DISABLE_LINK_OK;
2019                 }
2020                 break;
2021
2022         case ANEG_STATE_RESTART_INIT:
2023                 ap->link_time = ap->cur_time;
2024                 ap->flags &= ~(MR_NP_LOADED);
2025                 ap->txconfig = 0;
2026                 tw32(MAC_TX_AUTO_NEG, 0);
2027                 tp->mac_mode |= MAC_MODE_SEND_CONFIGS;
2028                 tw32_f(MAC_MODE, tp->mac_mode);
2029                 udelay(40);
2030
2031                 ret = ANEG_TIMER_ENAB;
2032                 ap->state = ANEG_STATE_RESTART;
2033
2034                 /* fallthru */
2035         case ANEG_STATE_RESTART:
2036                 delta = ap->cur_time - ap->link_time;
2037                 if (delta > ANEG_STATE_SETTLE_TIME) {
2038                         ap->state = ANEG_STATE_ABILITY_DETECT_INIT;
2039                 } else {
2040                         ret = ANEG_TIMER_ENAB;
2041                 }
2042                 break;
2043
2044         case ANEG_STATE_DISABLE_LINK_OK:
2045                 ret = ANEG_DONE;
2046                 break;
2047
2048         case ANEG_STATE_ABILITY_DETECT_INIT:
2049                 ap->flags &= ~(MR_TOGGLE_TX);
2050                 ap->txconfig = (ANEG_CFG_FD | ANEG_CFG_PS1);
2051                 tw32(MAC_TX_AUTO_NEG, ap->txconfig);
2052                 tp->mac_mode |= MAC_MODE_SEND_CONFIGS;
2053                 tw32_f(MAC_MODE, tp->mac_mode);
2054                 udelay(40);
2055
2056                 ap->state = ANEG_STATE_ABILITY_DETECT;
2057                 break;
2058
2059         case ANEG_STATE_ABILITY_DETECT:
2060                 if (ap->ability_match != 0 && ap->rxconfig != 0) {
2061                         ap->state = ANEG_STATE_ACK_DETECT_INIT;
2062                 }
2063                 break;
2064
2065         case ANEG_STATE_ACK_DETECT_INIT:
2066                 ap->txconfig |= ANEG_CFG_ACK;
2067                 tw32(MAC_TX_AUTO_NEG, ap->txconfig);
2068                 tp->mac_mode |= MAC_MODE_SEND_CONFIGS;
2069                 tw32_f(MAC_MODE, tp->mac_mode);
2070                 udelay(40);
2071
2072                 ap->state = ANEG_STATE_ACK_DETECT;
2073
2074                 /* fallthru */
2075         case ANEG_STATE_ACK_DETECT:
2076                 if (ap->ack_match != 0) {
2077                         if ((ap->rxconfig & ~ANEG_CFG_ACK) ==
2078                             (ap->ability_match_cfg & ~ANEG_CFG_ACK)) {
2079                                 ap->state = ANEG_STATE_COMPLETE_ACK_INIT;
2080                         } else {
2081                                 ap->state = ANEG_STATE_AN_ENABLE;
2082                         }
2083                 } else if (ap->ability_match != 0 &&
2084                            ap->rxconfig == 0) {
2085                         ap->state = ANEG_STATE_AN_ENABLE;
2086                 }
2087                 break;
2088
2089         case ANEG_STATE_COMPLETE_ACK_INIT:
2090                 if (ap->rxconfig & ANEG_CFG_INVAL) {
2091                         ret = ANEG_FAILED;
2092                         break;
2093                 }
2094                 ap->flags &= ~(MR_LP_ADV_FULL_DUPLEX |
2095                                MR_LP_ADV_HALF_DUPLEX |
2096                                MR_LP_ADV_SYM_PAUSE |
2097                                MR_LP_ADV_ASYM_PAUSE |
2098                                MR_LP_ADV_REMOTE_FAULT1 |
2099                                MR_LP_ADV_REMOTE_FAULT2 |
2100                                MR_LP_ADV_NEXT_PAGE |
2101                                MR_TOGGLE_RX |
2102                                MR_NP_RX);
2103                 if (ap->rxconfig & ANEG_CFG_FD)
2104                         ap->flags |= MR_LP_ADV_FULL_DUPLEX;
2105                 if (ap->rxconfig & ANEG_CFG_HD)
2106                         ap->flags |= MR_LP_ADV_HALF_DUPLEX;
2107                 if (ap->rxconfig & ANEG_CFG_PS1)
2108                         ap->flags |= MR_LP_ADV_SYM_PAUSE;
2109                 if (ap->rxconfig & ANEG_CFG_PS2)
2110                         ap->flags |= MR_LP_ADV_ASYM_PAUSE;
2111                 if (ap->rxconfig & ANEG_CFG_RF1)
2112                         ap->flags |= MR_LP_ADV_REMOTE_FAULT1;
2113                 if (ap->rxconfig & ANEG_CFG_RF2)
2114                         ap->flags |= MR_LP_ADV_REMOTE_FAULT2;
2115                 if (ap->rxconfig & ANEG_CFG_NP)
2116                         ap->flags |= MR_LP_ADV_NEXT_PAGE;
2117
2118                 ap->link_time = ap->cur_time;
2119
2120                 ap->flags ^= (MR_TOGGLE_TX);
2121                 if (ap->rxconfig & 0x0008)
2122                         ap->flags |= MR_TOGGLE_RX;
2123                 if (ap->rxconfig & ANEG_CFG_NP)
2124                         ap->flags |= MR_NP_RX;
2125                 ap->flags |= MR_PAGE_RX;
2126
2127                 ap->state = ANEG_STATE_COMPLETE_ACK;
2128                 ret = ANEG_TIMER_ENAB;
2129                 break;
2130
2131         case ANEG_STATE_COMPLETE_ACK:
2132                 if (ap->ability_match != 0 &&
2133                     ap->rxconfig == 0) {
2134                         ap->state = ANEG_STATE_AN_ENABLE;
2135                         break;
2136                 }
2137                 delta = ap->cur_time - ap->link_time;
2138                 if (delta > ANEG_STATE_SETTLE_TIME) {
2139                         if (!(ap->flags & (MR_LP_ADV_NEXT_PAGE))) {
2140                                 ap->state = ANEG_STATE_IDLE_DETECT_INIT;
2141                         } else {
2142                                 if ((ap->txconfig & ANEG_CFG_NP) == 0 &&
2143                                     !(ap->flags & MR_NP_RX)) {
2144                                         ap->state = ANEG_STATE_IDLE_DETECT_INIT;
2145                                 } else {
2146                                         ret = ANEG_FAILED;
2147                                 }
2148                         }
2149                 }
2150                 break;
2151
2152         case ANEG_STATE_IDLE_DETECT_INIT:
2153                 ap->link_time = ap->cur_time;
2154                 tp->mac_mode &= ~MAC_MODE_SEND_CONFIGS;
2155                 tw32_f(MAC_MODE, tp->mac_mode);
2156                 udelay(40);
2157
2158                 ap->state = ANEG_STATE_IDLE_DETECT;
2159                 ret = ANEG_TIMER_ENAB;
2160                 break;
2161
2162         case ANEG_STATE_IDLE_DETECT:
2163                 if (ap->ability_match != 0 &&
2164                     ap->rxconfig == 0) {
2165                         ap->state = ANEG_STATE_AN_ENABLE;
2166                         break;
2167                 }
2168                 delta = ap->cur_time - ap->link_time;
2169                 if (delta > ANEG_STATE_SETTLE_TIME) {
2170                         /* XXX another gem from the Broadcom driver :( */
2171                         ap->state = ANEG_STATE_LINK_OK;
2172                 }
2173                 break;
2174
2175         case ANEG_STATE_LINK_OK:
2176                 ap->flags |= (MR_AN_COMPLETE | MR_LINK_OK);
2177                 ret = ANEG_DONE;
2178                 break;
2179
2180         case ANEG_STATE_NEXT_PAGE_WAIT_INIT:
2181                 /* ??? unimplemented */
2182                 break;
2183
2184         case ANEG_STATE_NEXT_PAGE_WAIT:
2185                 /* ??? unimplemented */
2186                 break;
2187
2188         default:
2189                 ret = ANEG_FAILED;
2190                 break;
2191         };
2192
2193         return ret;
2194 }
2195
2196 static int fiber_autoneg(struct tg3 *tp, u32 *flags)
2197 {
2198         int res = 0;
2199         struct tg3_fiber_aneginfo aninfo;
2200         int status = ANEG_FAILED;
2201         unsigned int tick;
2202         u32 tmp;
2203
2204         tw32_f(MAC_TX_AUTO_NEG, 0);
2205
2206         tmp = tp->mac_mode & ~MAC_MODE_PORT_MODE_MASK;
2207         tw32_f(MAC_MODE, tmp | MAC_MODE_PORT_MODE_GMII);
2208         udelay(40);
2209
2210         tw32_f(MAC_MODE, tp->mac_mode | MAC_MODE_SEND_CONFIGS);
2211         udelay(40);
2212
2213         memset(&aninfo, 0, sizeof(aninfo));
2214         aninfo.flags |= MR_AN_ENABLE;
2215         aninfo.state = ANEG_STATE_UNKNOWN;
2216         aninfo.cur_time = 0;
2217         tick = 0;
2218         while (++tick < 195000) {
2219                 status = tg3_fiber_aneg_smachine(tp, &aninfo);
2220                 if (status == ANEG_DONE || status == ANEG_FAILED)
2221                         break;
2222
2223                 udelay(1);
2224         }
2225
2226         tp->mac_mode &= ~MAC_MODE_SEND_CONFIGS;
2227         tw32_f(MAC_MODE, tp->mac_mode);
2228         udelay(40);
2229
2230         *flags = aninfo.flags;
2231
2232         if (status == ANEG_DONE &&
2233             (aninfo.flags & (MR_AN_COMPLETE | MR_LINK_OK |
2234                              MR_LP_ADV_FULL_DUPLEX)))
2235                 res = 1;
2236
2237         return res;
2238 }
2239
2240 static void tg3_init_bcm8002(struct tg3 *tp)
2241 {
2242         u32 mac_status = tr32(MAC_STATUS);
2243         int i;
2244
2245         /* Reset when initting first time or we have a link. */
2246         if ((tp->tg3_flags & TG3_FLAG_INIT_COMPLETE) &&
2247             !(mac_status & MAC_STATUS_PCS_SYNCED))
2248                 return;
2249
2250         /* Set PLL lock range. */
2251         tg3_writephy(tp, 0x16, 0x8007);
2252
2253         /* SW reset */
2254         tg3_writephy(tp, MII_BMCR, BMCR_RESET);
2255
2256         /* Wait for reset to complete. */
2257         /* XXX schedule_timeout() ... */
2258         for (i = 0; i < 500; i++)
2259                 udelay(10);
2260
2261         /* Config mode; select PMA/Ch 1 regs. */
2262         tg3_writephy(tp, 0x10, 0x8411);
2263
2264         /* Enable auto-lock and comdet, select txclk for tx. */
2265         tg3_writephy(tp, 0x11, 0x0a10);
2266
2267         tg3_writephy(tp, 0x18, 0x00a0);
2268         tg3_writephy(tp, 0x16, 0x41ff);
2269
2270         /* Assert and deassert POR. */
2271         tg3_writephy(tp, 0x13, 0x0400);
2272         udelay(40);
2273         tg3_writephy(tp, 0x13, 0x0000);
2274
2275         tg3_writephy(tp, 0x11, 0x0a50);
2276         udelay(40);
2277         tg3_writephy(tp, 0x11, 0x0a10);
2278
2279         /* Wait for signal to stabilize */
2280         /* XXX schedule_timeout() ... */
2281         for (i = 0; i < 15000; i++)
2282                 udelay(10);
2283
2284         /* Deselect the channel register so we can read the PHYID
2285          * later.
2286          */
2287         tg3_writephy(tp, 0x10, 0x8011);
2288 }
2289
2290 static int tg3_setup_fiber_hw_autoneg(struct tg3 *tp, u32 mac_status)
2291 {
2292         u32 sg_dig_ctrl, sg_dig_status;
2293         u32 serdes_cfg, expected_sg_dig_ctrl;
2294         int workaround, port_a;
2295         int current_link_up;
2296
2297         serdes_cfg = 0;
2298         expected_sg_dig_ctrl = 0;
2299         workaround = 0;
2300         port_a = 1;
2301         current_link_up = 0;
2302
2303         if (tp->pci_chip_rev_id != CHIPREV_ID_5704_A0 &&
2304             tp->pci_chip_rev_id != CHIPREV_ID_5704_A1) {
2305                 workaround = 1;
2306                 if (tr32(TG3PCI_DUAL_MAC_CTRL) & DUAL_MAC_CTRL_ID)
2307                         port_a = 0;
2308
2309                 /* preserve bits 0-11,13,14 for signal pre-emphasis */
2310                 /* preserve bits 20-23 for voltage regulator */
2311                 serdes_cfg = tr32(MAC_SERDES_CFG) & 0x00f06fff;
2312         }
2313
2314         sg_dig_ctrl = tr32(SG_DIG_CTRL);
2315
2316         if (tp->link_config.autoneg != AUTONEG_ENABLE) {
2317                 if (sg_dig_ctrl & (1 << 31)) {
2318                         if (workaround) {
2319                                 u32 val = serdes_cfg;
2320
2321                                 if (port_a)
2322                                         val |= 0xc010000;
2323                                 else
2324                                         val |= 0x4010000;
2325                                 tw32_f(MAC_SERDES_CFG, val);
2326                         }
2327                         tw32_f(SG_DIG_CTRL, 0x01388400);
2328                 }
2329                 if (mac_status & MAC_STATUS_PCS_SYNCED) {
2330                         tg3_setup_flow_control(tp, 0, 0);
2331                         current_link_up = 1;
2332                 }
2333                 goto out;
2334         }
2335
2336         /* Want auto-negotiation.  */
2337         expected_sg_dig_ctrl = 0x81388400;
2338
2339         /* Pause capability */
2340         expected_sg_dig_ctrl |= (1 << 11);
2341
2342         /* Asymettric pause */
2343         expected_sg_dig_ctrl |= (1 << 12);
2344
2345         if (sg_dig_ctrl != expected_sg_dig_ctrl) {
2346                 if (workaround)
2347                         tw32_f(MAC_SERDES_CFG, serdes_cfg | 0xc011000);
2348                 tw32_f(SG_DIG_CTRL, expected_sg_dig_ctrl | (1 << 30));
2349                 udelay(5);
2350                 tw32_f(SG_DIG_CTRL, expected_sg_dig_ctrl);
2351
2352                 tp->tg3_flags2 |= TG3_FLG2_PHY_JUST_INITTED;
2353         } else if (mac_status & (MAC_STATUS_PCS_SYNCED |
2354                                  MAC_STATUS_SIGNAL_DET)) {
2355                 int i;
2356
2357                 /* Giver time to negotiate (~200ms) */
2358                 for (i = 0; i < 40000; i++) {
2359                         sg_dig_status = tr32(SG_DIG_STATUS);
2360                         if (sg_dig_status & (0x3))
2361                                 break;
2362                         udelay(5);
2363                 }
2364                 mac_status = tr32(MAC_STATUS);
2365
2366                 if ((sg_dig_status & (1 << 1)) &&
2367                     (mac_status & MAC_STATUS_PCS_SYNCED)) {
2368                         u32 local_adv, remote_adv;
2369
2370                         local_adv = ADVERTISE_PAUSE_CAP;
2371                         remote_adv = 0;
2372                         if (sg_dig_status & (1 << 19))
2373                                 remote_adv |= LPA_PAUSE_CAP;
2374                         if (sg_dig_status & (1 << 20))
2375                                 remote_adv |= LPA_PAUSE_ASYM;
2376
2377                         tg3_setup_flow_control(tp, local_adv, remote_adv);
2378                         current_link_up = 1;
2379                         tp->tg3_flags2 &= ~TG3_FLG2_PHY_JUST_INITTED;
2380                 } else if (!(sg_dig_status & (1 << 1))) {
2381                         if (tp->tg3_flags2 & TG3_FLG2_PHY_JUST_INITTED)
2382                                 tp->tg3_flags2 &= ~TG3_FLG2_PHY_JUST_INITTED;
2383                         else {
2384                                 if (workaround) {
2385                                         u32 val = serdes_cfg;
2386
2387                                         if (port_a)
2388                                                 val |= 0xc010000;
2389                                         else
2390                                                 val |= 0x4010000;
2391
2392                                         tw32_f(MAC_SERDES_CFG, val);
2393                                 }
2394
2395                                 tw32_f(SG_DIG_CTRL, 0x01388400);
2396                                 udelay(40);
2397
2398                                 /* Link parallel detection - link is up */
2399                                 /* only if we have PCS_SYNC and not */
2400                                 /* receiving config code words */
2401                                 mac_status = tr32(MAC_STATUS);
2402                                 if ((mac_status & MAC_STATUS_PCS_SYNCED) &&
2403                                     !(mac_status & MAC_STATUS_RCVD_CFG)) {
2404                                         tg3_setup_flow_control(tp, 0, 0);
2405                                         current_link_up = 1;
2406                                 }
2407                         }
2408                 }
2409         }
2410
2411 out:
2412         return current_link_up;
2413 }
2414
2415 static int tg3_setup_fiber_by_hand(struct tg3 *tp, u32 mac_status)
2416 {
2417         int current_link_up = 0;
2418
2419         if (!(mac_status & MAC_STATUS_PCS_SYNCED)) {
2420                 tp->tg3_flags &= ~TG3_FLAG_GOT_SERDES_FLOWCTL;
2421                 goto out;
2422         }
2423
2424         if (tp->link_config.autoneg == AUTONEG_ENABLE) {
2425                 u32 flags;
2426                 int i;
2427
2428                 if (fiber_autoneg(tp, &flags)) {
2429                         u32 local_adv, remote_adv;
2430
2431                         local_adv = ADVERTISE_PAUSE_CAP;
2432                         remote_adv = 0;
2433                         if (flags & MR_LP_ADV_SYM_PAUSE)
2434                                 remote_adv |= LPA_PAUSE_CAP;
2435                         if (flags & MR_LP_ADV_ASYM_PAUSE)
2436                                 remote_adv |= LPA_PAUSE_ASYM;
2437
2438                         tg3_setup_flow_control(tp, local_adv, remote_adv);
2439
2440                         tp->tg3_flags |= TG3_FLAG_GOT_SERDES_FLOWCTL;
2441                         current_link_up = 1;
2442                 }
2443                 for (i = 0; i < 30; i++) {
2444                         udelay(20);
2445                         tw32_f(MAC_STATUS,
2446                                (MAC_STATUS_SYNC_CHANGED |
2447                                 MAC_STATUS_CFG_CHANGED));
2448                         udelay(40);
2449                         if ((tr32(MAC_STATUS) &
2450                              (MAC_STATUS_SYNC_CHANGED |
2451                               MAC_STATUS_CFG_CHANGED)) == 0)
2452                                 break;
2453                 }
2454
2455                 mac_status = tr32(MAC_STATUS);
2456                 if (current_link_up == 0 &&
2457                     (mac_status & MAC_STATUS_PCS_SYNCED) &&
2458                     !(mac_status & MAC_STATUS_RCVD_CFG))
2459                         current_link_up = 1;
2460         } else {
2461                 /* Forcing 1000FD link up. */
2462                 current_link_up = 1;
2463                 tp->tg3_flags |= TG3_FLAG_GOT_SERDES_FLOWCTL;
2464
2465                 tw32_f(MAC_MODE, (tp->mac_mode | MAC_MODE_SEND_CONFIGS));
2466                 udelay(40);
2467         }
2468
2469 out:
2470         return current_link_up;
2471 }
2472
2473 static int tg3_setup_fiber_phy(struct tg3 *tp, int force_reset)
2474 {
2475         u32 orig_pause_cfg;
2476         u16 orig_active_speed;
2477         u8 orig_active_duplex;
2478         u32 mac_status;
2479         int current_link_up;
2480         int i;
2481
2482         orig_pause_cfg =
2483                 (tp->tg3_flags & (TG3_FLAG_RX_PAUSE |
2484                                   TG3_FLAG_TX_PAUSE));
2485         orig_active_speed = tp->link_config.active_speed;
2486         orig_active_duplex = tp->link_config.active_duplex;
2487
2488         if (!(tp->tg3_flags2 & TG3_FLG2_HW_AUTONEG) &&
2489             netif_carrier_ok(tp->dev) &&
2490             (tp->tg3_flags & TG3_FLAG_INIT_COMPLETE)) {
2491                 mac_status = tr32(MAC_STATUS);
2492                 mac_status &= (MAC_STATUS_PCS_SYNCED |
2493                                MAC_STATUS_SIGNAL_DET |
2494                                MAC_STATUS_CFG_CHANGED |
2495                                MAC_STATUS_RCVD_CFG);
2496                 if (mac_status == (MAC_STATUS_PCS_SYNCED |
2497                                    MAC_STATUS_SIGNAL_DET)) {
2498                         tw32_f(MAC_STATUS, (MAC_STATUS_SYNC_CHANGED |
2499                                             MAC_STATUS_CFG_CHANGED));
2500                         return 0;
2501                 }
2502         }
2503
2504         tw32_f(MAC_TX_AUTO_NEG, 0);
2505
2506         tp->mac_mode &= ~(MAC_MODE_PORT_MODE_MASK | MAC_MODE_HALF_DUPLEX);
2507         tp->mac_mode |= MAC_MODE_PORT_MODE_TBI;
2508         tw32_f(MAC_MODE, tp->mac_mode);
2509         udelay(40);
2510
2511         if (tp->phy_id == PHY_ID_BCM8002)
2512                 tg3_init_bcm8002(tp);
2513
2514         /* Enable link change event even when serdes polling.  */
2515         tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
2516         udelay(40);
2517
2518         current_link_up = 0;
2519         mac_status = tr32(MAC_STATUS);
2520
2521         if (tp->tg3_flags2 & TG3_FLG2_HW_AUTONEG)
2522                 current_link_up = tg3_setup_fiber_hw_autoneg(tp, mac_status);
2523         else
2524                 current_link_up = tg3_setup_fiber_by_hand(tp, mac_status);
2525
2526         tp->mac_mode &= ~MAC_MODE_LINK_POLARITY;
2527         tw32_f(MAC_MODE, tp->mac_mode);
2528         udelay(40);
2529
2530         tp->hw_status->status =
2531                 (SD_STATUS_UPDATED |
2532                  (tp->hw_status->status & ~SD_STATUS_LINK_CHG));
2533
2534         for (i = 0; i < 100; i++) {
2535                 tw32_f(MAC_STATUS, (MAC_STATUS_SYNC_CHANGED |
2536                                     MAC_STATUS_CFG_CHANGED));
2537                 udelay(5);
2538                 if ((tr32(MAC_STATUS) & (MAC_STATUS_SYNC_CHANGED |
2539                                          MAC_STATUS_CFG_CHANGED)) == 0)
2540                         break;
2541         }
2542
2543         mac_status = tr32(MAC_STATUS);
2544         if ((mac_status & MAC_STATUS_PCS_SYNCED) == 0) {
2545                 current_link_up = 0;
2546                 if (tp->link_config.autoneg == AUTONEG_ENABLE) {
2547                         tw32_f(MAC_MODE, (tp->mac_mode |
2548                                           MAC_MODE_SEND_CONFIGS));
2549                         udelay(1);
2550                         tw32_f(MAC_MODE, tp->mac_mode);
2551                 }
2552         }
2553
2554         if (current_link_up == 1) {
2555                 tp->link_config.active_speed = SPEED_1000;
2556                 tp->link_config.active_duplex = DUPLEX_FULL;
2557                 tw32(MAC_LED_CTRL, (tp->led_ctrl |
2558                                     LED_CTRL_LNKLED_OVERRIDE |
2559                                     LED_CTRL_1000MBPS_ON));
2560         } else {
2561                 tp->link_config.active_speed = SPEED_INVALID;
2562                 tp->link_config.active_duplex = DUPLEX_INVALID;
2563                 tw32(MAC_LED_CTRL, (tp->led_ctrl |
2564                                     LED_CTRL_LNKLED_OVERRIDE |
2565                                     LED_CTRL_TRAFFIC_OVERRIDE));
2566         }
2567
2568         if (current_link_up != netif_carrier_ok(tp->dev)) {
2569                 if (current_link_up)
2570                         netif_carrier_on(tp->dev);
2571                 else
2572                         netif_carrier_off(tp->dev);
2573                 tg3_link_report(tp);
2574         } else {
2575                 u32 now_pause_cfg =
2576                         tp->tg3_flags & (TG3_FLAG_RX_PAUSE |
2577                                          TG3_FLAG_TX_PAUSE);
2578                 if (orig_pause_cfg != now_pause_cfg ||
2579                     orig_active_speed != tp->link_config.active_speed ||
2580                     orig_active_duplex != tp->link_config.active_duplex)
2581                         tg3_link_report(tp);
2582         }
2583
2584         return 0;
2585 }
2586
2587 static int tg3_setup_fiber_mii_phy(struct tg3 *tp, int force_reset)
2588 {
2589         int current_link_up, err = 0;
2590         u32 bmsr, bmcr;
2591         u16 current_speed;
2592         u8 current_duplex;
2593
2594         tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
2595         tw32_f(MAC_MODE, tp->mac_mode);
2596         udelay(40);
2597
2598         tw32(MAC_EVENT, 0);
2599
2600         tw32_f(MAC_STATUS,
2601              (MAC_STATUS_SYNC_CHANGED |
2602               MAC_STATUS_CFG_CHANGED |
2603               MAC_STATUS_MI_COMPLETION |
2604               MAC_STATUS_LNKSTATE_CHANGED));
2605         udelay(40);
2606
2607         if (force_reset)
2608                 tg3_phy_reset(tp);
2609
2610         current_link_up = 0;
2611         current_speed = SPEED_INVALID;
2612         current_duplex = DUPLEX_INVALID;
2613
2614         err |= tg3_readphy(tp, MII_BMSR, &bmsr);
2615         err |= tg3_readphy(tp, MII_BMSR, &bmsr);
2616
2617         err |= tg3_readphy(tp, MII_BMCR, &bmcr);
2618
2619         if ((tp->link_config.autoneg == AUTONEG_ENABLE) && !force_reset &&
2620             (tp->tg3_flags2 & TG3_FLG2_PARALLEL_DETECT)) {
2621                 /* do nothing, just check for link up at the end */
2622         } else if (tp->link_config.autoneg == AUTONEG_ENABLE) {
2623                 u32 adv, new_adv;
2624
2625                 err |= tg3_readphy(tp, MII_ADVERTISE, &adv);
2626                 new_adv = adv & ~(ADVERTISE_1000XFULL | ADVERTISE_1000XHALF |
2627                                   ADVERTISE_1000XPAUSE |
2628                                   ADVERTISE_1000XPSE_ASYM |
2629                                   ADVERTISE_SLCT);
2630
2631                 /* Always advertise symmetric PAUSE just like copper */
2632                 new_adv |= ADVERTISE_1000XPAUSE;
2633
2634                 if (tp->link_config.advertising & ADVERTISED_1000baseT_Half)
2635                         new_adv |= ADVERTISE_1000XHALF;
2636                 if (tp->link_config.advertising & ADVERTISED_1000baseT_Full)
2637                         new_adv |= ADVERTISE_1000XFULL;
2638
2639                 if ((new_adv != adv) || !(bmcr & BMCR_ANENABLE)) {
2640                         tg3_writephy(tp, MII_ADVERTISE, new_adv);
2641                         bmcr |= BMCR_ANENABLE | BMCR_ANRESTART;
2642                         tg3_writephy(tp, MII_BMCR, bmcr);
2643
2644                         tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
2645                         tp->tg3_flags2 |= TG3_FLG2_PHY_JUST_INITTED;
2646                         tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
2647
2648                         return err;
2649                 }
2650         } else {
2651                 u32 new_bmcr;
2652
2653                 bmcr &= ~BMCR_SPEED1000;
2654                 new_bmcr = bmcr & ~(BMCR_ANENABLE | BMCR_FULLDPLX);
2655
2656                 if (tp->link_config.duplex == DUPLEX_FULL)
2657                         new_bmcr |= BMCR_FULLDPLX;
2658
2659                 if (new_bmcr != bmcr) {
2660                         /* BMCR_SPEED1000 is a reserved bit that needs
2661                          * to be set on write.
2662                          */
2663                         new_bmcr |= BMCR_SPEED1000;
2664
2665                         /* Force a linkdown */
2666                         if (netif_carrier_ok(tp->dev)) {
2667                                 u32 adv;
2668
2669                                 err |= tg3_readphy(tp, MII_ADVERTISE, &adv);
2670                                 adv &= ~(ADVERTISE_1000XFULL |
2671                                          ADVERTISE_1000XHALF |
2672                                          ADVERTISE_SLCT);
2673                                 tg3_writephy(tp, MII_ADVERTISE, adv);
2674                                 tg3_writephy(tp, MII_BMCR, bmcr |
2675                                                            BMCR_ANRESTART |
2676                                                            BMCR_ANENABLE);
2677                                 udelay(10);
2678                                 netif_carrier_off(tp->dev);
2679                         }
2680                         tg3_writephy(tp, MII_BMCR, new_bmcr);
2681                         bmcr = new_bmcr;
2682                         err |= tg3_readphy(tp, MII_BMSR, &bmsr);
2683                         err |= tg3_readphy(tp, MII_BMSR, &bmsr);
2684                         tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
2685                 }
2686         }
2687
2688         if (bmsr & BMSR_LSTATUS) {
2689                 current_speed = SPEED_1000;
2690                 current_link_up = 1;
2691                 if (bmcr & BMCR_FULLDPLX)
2692                         current_duplex = DUPLEX_FULL;
2693                 else
2694                         current_duplex = DUPLEX_HALF;
2695
2696                 if (bmcr & BMCR_ANENABLE) {
2697                         u32 local_adv, remote_adv, common;
2698
2699                         err |= tg3_readphy(tp, MII_ADVERTISE, &local_adv);
2700                         err |= tg3_readphy(tp, MII_LPA, &remote_adv);
2701                         common = local_adv & remote_adv;
2702                         if (common & (ADVERTISE_1000XHALF |
2703                                       ADVERTISE_1000XFULL)) {
2704                                 if (common & ADVERTISE_1000XFULL)
2705                                         current_duplex = DUPLEX_FULL;
2706                                 else
2707                                         current_duplex = DUPLEX_HALF;
2708
2709                                 tg3_setup_flow_control(tp, local_adv,
2710                                                        remote_adv);
2711                         }
2712                         else
2713                                 current_link_up = 0;
2714                 }
2715         }
2716
2717         tp->mac_mode &= ~MAC_MODE_HALF_DUPLEX;
2718         if (tp->link_config.active_duplex == DUPLEX_HALF)
2719                 tp->mac_mode |= MAC_MODE_HALF_DUPLEX;
2720
2721         tw32_f(MAC_MODE, tp->mac_mode);
2722         udelay(40);
2723
2724         tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
2725
2726         tp->link_config.active_speed = current_speed;
2727         tp->link_config.active_duplex = current_duplex;
2728
2729         if (current_link_up != netif_carrier_ok(tp->dev)) {
2730                 if (current_link_up)
2731                         netif_carrier_on(tp->dev);
2732                 else {
2733                         netif_carrier_off(tp->dev);
2734                         tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
2735                 }
2736                 tg3_link_report(tp);
2737         }
2738         return err;
2739 }
2740
2741 static void tg3_serdes_parallel_detect(struct tg3 *tp)
2742 {
2743         if (tp->tg3_flags2 & TG3_FLG2_PHY_JUST_INITTED) {
2744                 /* Give autoneg time to complete. */
2745                 tp->tg3_flags2 &= ~TG3_FLG2_PHY_JUST_INITTED;
2746                 return;
2747         }
2748         if (!netif_carrier_ok(tp->dev) &&
2749             (tp->link_config.autoneg == AUTONEG_ENABLE)) {
2750                 u32 bmcr;
2751
2752                 tg3_readphy(tp, MII_BMCR, &bmcr);
2753                 if (bmcr & BMCR_ANENABLE) {
2754                         u32 phy1, phy2;
2755
2756                         /* Select shadow register 0x1f */
2757                         tg3_writephy(tp, 0x1c, 0x7c00);
2758                         tg3_readphy(tp, 0x1c, &phy1);
2759
2760                         /* Select expansion interrupt status register */
2761                         tg3_writephy(tp, 0x17, 0x0f01);
2762                         tg3_readphy(tp, 0x15, &phy2);
2763                         tg3_readphy(tp, 0x15, &phy2);
2764
2765                         if ((phy1 & 0x10) && !(phy2 & 0x20)) {
2766                                 /* We have signal detect and not receiving
2767                                  * config code words, link is up by parallel
2768                                  * detection.
2769                                  */
2770
2771                                 bmcr &= ~BMCR_ANENABLE;
2772                                 bmcr |= BMCR_SPEED1000 | BMCR_FULLDPLX;
2773                                 tg3_writephy(tp, MII_BMCR, bmcr);
2774                                 tp->tg3_flags2 |= TG3_FLG2_PARALLEL_DETECT;
2775                         }
2776                 }
2777         }
2778         else if (netif_carrier_ok(tp->dev) &&
2779                  (tp->link_config.autoneg == AUTONEG_ENABLE) &&
2780                  (tp->tg3_flags2 & TG3_FLG2_PARALLEL_DETECT)) {
2781                 u32 phy2;
2782
2783                 /* Select expansion interrupt status register */
2784                 tg3_writephy(tp, 0x17, 0x0f01);
2785                 tg3_readphy(tp, 0x15, &phy2);
2786                 if (phy2 & 0x20) {
2787                         u32 bmcr;
2788
2789                         /* Config code words received, turn on autoneg. */
2790                         tg3_readphy(tp, MII_BMCR, &bmcr);
2791                         tg3_writephy(tp, MII_BMCR, bmcr | BMCR_ANENABLE);
2792
2793                         tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
2794
2795                 }
2796         }
2797 }
2798
2799 static int tg3_setup_phy(struct tg3 *tp, int force_reset)
2800 {
2801         int err;
2802
2803         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
2804                 err = tg3_setup_fiber_phy(tp, force_reset);
2805         } else if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES) {
2806                 err = tg3_setup_fiber_mii_phy(tp, force_reset);
2807         } else {
2808                 err = tg3_setup_copper_phy(tp, force_reset);
2809         }
2810
2811         if (tp->link_config.active_speed == SPEED_1000 &&
2812             tp->link_config.active_duplex == DUPLEX_HALF)
2813                 tw32(MAC_TX_LENGTHS,
2814                      ((2 << TX_LENGTHS_IPG_CRS_SHIFT) |
2815                       (6 << TX_LENGTHS_IPG_SHIFT) |
2816                       (0xff << TX_LENGTHS_SLOT_TIME_SHIFT)));
2817         else
2818                 tw32(MAC_TX_LENGTHS,
2819                      ((2 << TX_LENGTHS_IPG_CRS_SHIFT) |
2820                       (6 << TX_LENGTHS_IPG_SHIFT) |
2821                       (32 << TX_LENGTHS_SLOT_TIME_SHIFT)));
2822
2823         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
2824                 if (netif_carrier_ok(tp->dev)) {
2825                         tw32(HOSTCC_STAT_COAL_TICKS,
2826                              tp->coal.stats_block_coalesce_usecs);
2827                 } else {
2828                         tw32(HOSTCC_STAT_COAL_TICKS, 0);
2829                 }
2830         }
2831
2832         return err;
2833 }
2834
2835 /* Tigon3 never reports partial packet sends.  So we do not
2836  * need special logic to handle SKBs that have not had all
2837  * of their frags sent yet, like SunGEM does.
2838  */
2839 static void tg3_tx(struct tg3 *tp)
2840 {
2841         u32 hw_idx = tp->hw_status->idx[0].tx_consumer;
2842         u32 sw_idx = tp->tx_cons;
2843
2844         while (sw_idx != hw_idx) {
2845                 struct tx_ring_info *ri = &tp->tx_buffers[sw_idx];
2846                 struct sk_buff *skb = ri->skb;
2847                 int i;
2848
2849                 if (unlikely(skb == NULL))
2850                         BUG();
2851
2852                 pci_unmap_single(tp->pdev,
2853                                  pci_unmap_addr(ri, mapping),
2854                                  skb_headlen(skb),
2855                                  PCI_DMA_TODEVICE);
2856
2857                 ri->skb = NULL;
2858
2859                 sw_idx = NEXT_TX(sw_idx);
2860
2861                 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
2862                         if (unlikely(sw_idx == hw_idx))
2863                                 BUG();
2864
2865                         ri = &tp->tx_buffers[sw_idx];
2866                         if (unlikely(ri->skb != NULL))
2867                                 BUG();
2868
2869                         pci_unmap_page(tp->pdev,
2870                                        pci_unmap_addr(ri, mapping),
2871                                        skb_shinfo(skb)->frags[i].size,
2872                                        PCI_DMA_TODEVICE);
2873
2874                         sw_idx = NEXT_TX(sw_idx);
2875                 }
2876
2877                 dev_kfree_skb(skb);
2878         }
2879
2880         tp->tx_cons = sw_idx;
2881
2882         if (unlikely(netif_queue_stopped(tp->dev))) {
2883                 spin_lock(&tp->tx_lock);
2884                 if (netif_queue_stopped(tp->dev) &&
2885                     (TX_BUFFS_AVAIL(tp) > TG3_TX_WAKEUP_THRESH))
2886                         netif_wake_queue(tp->dev);
2887                 spin_unlock(&tp->tx_lock);
2888         }
2889 }
2890
2891 /* Returns size of skb allocated or < 0 on error.
2892  *
2893  * We only need to fill in the address because the other members
2894  * of the RX descriptor are invariant, see tg3_init_rings.
2895  *
2896  * Note the purposeful assymetry of cpu vs. chip accesses.  For
2897  * posting buffers we only dirty the first cache line of the RX
2898  * descriptor (containing the address).  Whereas for the RX status
2899  * buffers the cpu only reads the last cacheline of the RX descriptor
2900  * (to fetch the error flags, vlan tag, checksum, and opaque cookie).
2901  */
2902 static int tg3_alloc_rx_skb(struct tg3 *tp, u32 opaque_key,
2903                             int src_idx, u32 dest_idx_unmasked)
2904 {
2905         struct tg3_rx_buffer_desc *desc;
2906         struct ring_info *map, *src_map;
2907         struct sk_buff *skb;
2908         dma_addr_t mapping;
2909         int skb_size, dest_idx;
2910
2911         src_map = NULL;
2912         switch (opaque_key) {
2913         case RXD_OPAQUE_RING_STD:
2914                 dest_idx = dest_idx_unmasked % TG3_RX_RING_SIZE;
2915                 desc = &tp->rx_std[dest_idx];
2916                 map = &tp->rx_std_buffers[dest_idx];
2917                 if (src_idx >= 0)
2918                         src_map = &tp->rx_std_buffers[src_idx];
2919                 skb_size = tp->rx_pkt_buf_sz;
2920                 break;
2921
2922         case RXD_OPAQUE_RING_JUMBO:
2923                 dest_idx = dest_idx_unmasked % TG3_RX_JUMBO_RING_SIZE;
2924                 desc = &tp->rx_jumbo[dest_idx];
2925                 map = &tp->rx_jumbo_buffers[dest_idx];
2926                 if (src_idx >= 0)
2927                         src_map = &tp->rx_jumbo_buffers[src_idx];
2928                 skb_size = RX_JUMBO_PKT_BUF_SZ;
2929                 break;
2930
2931         default:
2932                 return -EINVAL;
2933         };
2934
2935         /* Do not overwrite any of the map or rp information
2936          * until we are sure we can commit to a new buffer.
2937          *
2938          * Callers depend upon this behavior and assume that
2939          * we leave everything unchanged if we fail.
2940          */
2941         skb = dev_alloc_skb(skb_size);
2942         if (skb == NULL)
2943                 return -ENOMEM;
2944
2945         skb->dev = tp->dev;
2946         skb_reserve(skb, tp->rx_offset);
2947
2948         mapping = pci_map_single(tp->pdev, skb->data,
2949                                  skb_size - tp->rx_offset,
2950                                  PCI_DMA_FROMDEVICE);
2951
2952         map->skb = skb;
2953         pci_unmap_addr_set(map, mapping, mapping);
2954
2955         if (src_map != NULL)
2956                 src_map->skb = NULL;
2957
2958         desc->addr_hi = ((u64)mapping >> 32);
2959         desc->addr_lo = ((u64)mapping & 0xffffffff);
2960
2961         return skb_size;
2962 }
2963
2964 /* We only need to move over in the address because the other
2965  * members of the RX descriptor are invariant.  See notes above
2966  * tg3_alloc_rx_skb for full details.
2967  */
2968 static void tg3_recycle_rx(struct tg3 *tp, u32 opaque_key,
2969                            int src_idx, u32 dest_idx_unmasked)
2970 {
2971         struct tg3_rx_buffer_desc *src_desc, *dest_desc;
2972         struct ring_info *src_map, *dest_map;
2973         int dest_idx;
2974
2975         switch (opaque_key) {
2976         case RXD_OPAQUE_RING_STD:
2977                 dest_idx = dest_idx_unmasked % TG3_RX_RING_SIZE;
2978                 dest_desc = &tp->rx_std[dest_idx];
2979                 dest_map = &tp->rx_std_buffers[dest_idx];
2980                 src_desc = &tp->rx_std[src_idx];
2981                 src_map = &tp->rx_std_buffers[src_idx];
2982                 break;
2983
2984         case RXD_OPAQUE_RING_JUMBO:
2985                 dest_idx = dest_idx_unmasked % TG3_RX_JUMBO_RING_SIZE;
2986                 dest_desc = &tp->rx_jumbo[dest_idx];
2987                 dest_map = &tp->rx_jumbo_buffers[dest_idx];
2988                 src_desc = &tp->rx_jumbo[src_idx];
2989                 src_map = &tp->rx_jumbo_buffers[src_idx];
2990                 break;
2991
2992         default:
2993                 return;
2994         };
2995
2996         dest_map->skb = src_map->skb;
2997         pci_unmap_addr_set(dest_map, mapping,
2998                            pci_unmap_addr(src_map, mapping));
2999         dest_desc->addr_hi = src_desc->addr_hi;
3000         dest_desc->addr_lo = src_desc->addr_lo;
3001
3002         src_map->skb = NULL;
3003 }
3004
3005 #if TG3_VLAN_TAG_USED
3006 static int tg3_vlan_rx(struct tg3 *tp, struct sk_buff *skb, u16 vlan_tag)
3007 {
3008         return vlan_hwaccel_receive_skb(skb, tp->vlgrp, vlan_tag);
3009 }
3010 #endif
3011
3012 /* The RX ring scheme is composed of multiple rings which post fresh
3013  * buffers to the chip, and one special ring the chip uses to report
3014  * status back to the host.
3015  *
3016  * The special ring reports the status of received packets to the
3017  * host.  The chip does not write into the original descriptor the
3018  * RX buffer was obtained from.  The chip simply takes the original
3019  * descriptor as provided by the host, updates the status and length
3020  * field, then writes this into the next status ring entry.
3021  *
3022  * Each ring the host uses to post buffers to the chip is described
3023  * by a TG3_BDINFO entry in the chips SRAM area.  When a packet arrives,
3024  * it is first placed into the on-chip ram.  When the packet's length
3025  * is known, it walks down the TG3_BDINFO entries to select the ring.
3026  * Each TG3_BDINFO specifies a MAXLEN field and the first TG3_BDINFO
3027  * which is within the range of the new packet's length is chosen.
3028  *
3029  * The "separate ring for rx status" scheme may sound queer, but it makes
3030  * sense from a cache coherency perspective.  If only the host writes
3031  * to the buffer post rings, and only the chip writes to the rx status
3032  * rings, then cache lines never move beyond shared-modified state.
3033  * If both the host and chip were to write into the same ring, cache line
3034  * eviction could occur since both entities want it in an exclusive state.
3035  */
3036 static int tg3_rx(struct tg3 *tp, int budget)
3037 {
3038         u32 work_mask;
3039         u32 sw_idx = tp->rx_rcb_ptr;
3040         u16 hw_idx;
3041         int received;
3042
3043         hw_idx = tp->hw_status->idx[0].rx_producer;
3044         /*
3045          * We need to order the read of hw_idx and the read of
3046          * the opaque cookie.
3047          */
3048         rmb();
3049         work_mask = 0;
3050         received = 0;
3051         while (sw_idx != hw_idx && budget > 0) {
3052                 struct tg3_rx_buffer_desc *desc = &tp->rx_rcb[sw_idx];
3053                 unsigned int len;
3054                 struct sk_buff *skb;
3055                 dma_addr_t dma_addr;
3056                 u32 opaque_key, desc_idx, *post_ptr;
3057
3058                 desc_idx = desc->opaque & RXD_OPAQUE_INDEX_MASK;
3059                 opaque_key = desc->opaque & RXD_OPAQUE_RING_MASK;
3060                 if (opaque_key == RXD_OPAQUE_RING_STD) {
3061                         dma_addr = pci_unmap_addr(&tp->rx_std_buffers[desc_idx],
3062                                                   mapping);
3063                         skb = tp->rx_std_buffers[desc_idx].skb;
3064                         post_ptr = &tp->rx_std_ptr;
3065                 } else if (opaque_key == RXD_OPAQUE_RING_JUMBO) {
3066                         dma_addr = pci_unmap_addr(&tp->rx_jumbo_buffers[desc_idx],
3067                                                   mapping);
3068                         skb = tp->rx_jumbo_buffers[desc_idx].skb;
3069                         post_ptr = &tp->rx_jumbo_ptr;
3070                 }
3071                 else {
3072                         goto next_pkt_nopost;
3073                 }
3074
3075                 work_mask |= opaque_key;
3076
3077                 if ((desc->err_vlan & RXD_ERR_MASK) != 0 &&
3078                     (desc->err_vlan != RXD_ERR_ODD_NIBBLE_RCVD_MII)) {
3079                 drop_it:
3080                         tg3_recycle_rx(tp, opaque_key,
3081                                        desc_idx, *post_ptr);
3082                 drop_it_no_recycle:
3083                         /* Other statistics kept track of by card. */
3084                         tp->net_stats.rx_dropped++;
3085                         goto next_pkt;
3086                 }
3087
3088                 len = ((desc->idx_len & RXD_LEN_MASK) >> RXD_LEN_SHIFT) - 4; /* omit crc */
3089
3090                 if (len > RX_COPY_THRESHOLD
3091                         && tp->rx_offset == 2
3092                         /* rx_offset != 2 iff this is a 5701 card running
3093                          * in PCI-X mode [see tg3_get_invariants()] */
3094                 ) {
3095                         int skb_size;
3096
3097                         skb_size = tg3_alloc_rx_skb(tp, opaque_key,
3098                                                     desc_idx, *post_ptr);
3099                         if (skb_size < 0)
3100                                 goto drop_it;
3101
3102                         pci_unmap_single(tp->pdev, dma_addr,
3103                                          skb_size - tp->rx_offset,
3104                                          PCI_DMA_FROMDEVICE);
3105
3106                         skb_put(skb, len);
3107                 } else {
3108                         struct sk_buff *copy_skb;
3109
3110                         tg3_recycle_rx(tp, opaque_key,
3111                                        desc_idx, *post_ptr);
3112
3113                         copy_skb = dev_alloc_skb(len + 2);
3114                         if (copy_skb == NULL)
3115                                 goto drop_it_no_recycle;
3116
3117                         copy_skb->dev = tp->dev;
3118                         skb_reserve(copy_skb, 2);
3119                         skb_put(copy_skb, len);
3120                         pci_dma_sync_single_for_cpu(tp->pdev, dma_addr, len, PCI_DMA_FROMDEVICE);
3121                         memcpy(copy_skb->data, skb->data, len);
3122                         pci_dma_sync_single_for_device(tp->pdev, dma_addr, len, PCI_DMA_FROMDEVICE);
3123
3124                         /* We'll reuse the original ring buffer. */
3125                         skb = copy_skb;
3126                 }
3127
3128                 if ((tp->tg3_flags & TG3_FLAG_RX_CHECKSUMS) &&
3129                     (desc->type_flags & RXD_FLAG_TCPUDP_CSUM) &&
3130                     (((desc->ip_tcp_csum & RXD_TCPCSUM_MASK)
3131                       >> RXD_TCPCSUM_SHIFT) == 0xffff))
3132                         skb->ip_summed = CHECKSUM_UNNECESSARY;
3133                 else
3134                         skb->ip_summed = CHECKSUM_NONE;
3135
3136                 skb->protocol = eth_type_trans(skb, tp->dev);
3137 #if TG3_VLAN_TAG_USED
3138                 if (tp->vlgrp != NULL &&
3139                     desc->type_flags & RXD_FLAG_VLAN) {
3140                         tg3_vlan_rx(tp, skb,
3141                                     desc->err_vlan & RXD_VLAN_MASK);
3142                 } else
3143 #endif
3144                         netif_receive_skb(skb);
3145
3146                 tp->dev->last_rx = jiffies;
3147                 received++;
3148                 budget--;
3149
3150 next_pkt:
3151                 (*post_ptr)++;
3152 next_pkt_nopost:
3153                 sw_idx++;
3154                 sw_idx %= TG3_RX_RCB_RING_SIZE(tp);
3155
3156                 /* Refresh hw_idx to see if there is new work */
3157                 if (sw_idx == hw_idx) {
3158                         hw_idx = tp->hw_status->idx[0].rx_producer;
3159                         rmb();
3160                 }
3161         }
3162
3163         /* ACK the status ring. */
3164         tp->rx_rcb_ptr = sw_idx;
3165         tw32_rx_mbox(MAILBOX_RCVRET_CON_IDX_0 + TG3_64BIT_REG_LOW, sw_idx);
3166
3167         /* Refill RX ring(s). */
3168         if (work_mask & RXD_OPAQUE_RING_STD) {
3169                 sw_idx = tp->rx_std_ptr % TG3_RX_RING_SIZE;
3170                 tw32_rx_mbox(MAILBOX_RCV_STD_PROD_IDX + TG3_64BIT_REG_LOW,
3171                              sw_idx);
3172         }
3173         if (work_mask & RXD_OPAQUE_RING_JUMBO) {
3174                 sw_idx = tp->rx_jumbo_ptr % TG3_RX_JUMBO_RING_SIZE;
3175                 tw32_rx_mbox(MAILBOX_RCV_JUMBO_PROD_IDX + TG3_64BIT_REG_LOW,
3176                              sw_idx);
3177         }
3178         mmiowb();
3179
3180         return received;
3181 }
3182
3183 static int tg3_poll(struct net_device *netdev, int *budget)
3184 {
3185         struct tg3 *tp = netdev_priv(netdev);
3186         struct tg3_hw_status *sblk = tp->hw_status;
3187         int done;
3188
3189         /* handle link change and other phy events */
3190         if (!(tp->tg3_flags &
3191               (TG3_FLAG_USE_LINKCHG_REG |
3192                TG3_FLAG_POLL_SERDES))) {
3193                 if (sblk->status & SD_STATUS_LINK_CHG) {
3194                         sblk->status = SD_STATUS_UPDATED |
3195                                 (sblk->status & ~SD_STATUS_LINK_CHG);
3196                         spin_lock(&tp->lock);
3197                         tg3_setup_phy(tp, 0);
3198                         spin_unlock(&tp->lock);
3199                 }
3200         }
3201
3202         /* run TX completion thread */
3203         if (sblk->idx[0].tx_consumer != tp->tx_cons) {
3204                 tg3_tx(tp);
3205         }
3206
3207         /* run RX thread, within the bounds set by NAPI.
3208          * All RX "locking" is done by ensuring outside
3209          * code synchronizes with dev->poll()
3210          */
3211         if (sblk->idx[0].rx_producer != tp->rx_rcb_ptr) {
3212                 int orig_budget = *budget;
3213                 int work_done;
3214
3215                 if (orig_budget > netdev->quota)
3216                         orig_budget = netdev->quota;
3217
3218                 work_done = tg3_rx(tp, orig_budget);
3219
3220                 *budget -= work_done;
3221                 netdev->quota -= work_done;
3222         }
3223
3224         if (tp->tg3_flags & TG3_FLAG_TAGGED_STATUS) {
3225                 tp->last_tag = sblk->status_tag;
3226                 rmb();
3227         } else
3228                 sblk->status &= ~SD_STATUS_UPDATED;
3229
3230         /* if no more work, tell net stack and NIC we're done */
3231         done = !tg3_has_work(tp);
3232         if (done) {
3233                 netif_rx_complete(netdev);
3234                 tg3_restart_ints(tp);
3235         }
3236
3237         return (done ? 0 : 1);
3238 }
3239
3240 static void tg3_irq_quiesce(struct tg3 *tp)
3241 {
3242         BUG_ON(tp->irq_sync);
3243
3244         tp->irq_sync = 1;
3245         smp_mb();
3246
3247         synchronize_irq(tp->pdev->irq);
3248 }
3249
3250 static inline int tg3_irq_sync(struct tg3 *tp)
3251 {
3252         return tp->irq_sync;
3253 }
3254
3255 /* Fully shutdown all tg3 driver activity elsewhere in the system.
3256  * If irq_sync is non-zero, then the IRQ handler must be synchronized
3257  * with as well.  Most of the time, this is not necessary except when
3258  * shutting down the device.
3259  */
3260 static inline void tg3_full_lock(struct tg3 *tp, int irq_sync)
3261 {
3262         if (irq_sync)
3263                 tg3_irq_quiesce(tp);
3264         spin_lock_bh(&tp->lock);
3265         spin_lock(&tp->tx_lock);
3266 }
3267
3268 static inline void tg3_full_unlock(struct tg3 *tp)
3269 {
3270         spin_unlock(&tp->tx_lock);
3271         spin_unlock_bh(&tp->lock);
3272 }
3273
3274 /* MSI ISR - No need to check for interrupt sharing and no need to
3275  * flush status block and interrupt mailbox. PCI ordering rules
3276  * guarantee that MSI will arrive after the status block.
3277  */
3278 static irqreturn_t tg3_msi(int irq, void *dev_id, struct pt_regs *regs)
3279 {
3280         struct net_device *dev = dev_id;
3281         struct tg3 *tp = netdev_priv(dev);
3282
3283         prefetch(tp->hw_status);
3284         prefetch(&tp->rx_rcb[tp->rx_rcb_ptr]);
3285         /*
3286          * Writing any value to intr-mbox-0 clears PCI INTA# and
3287          * chip-internal interrupt pending events.
3288          * Writing non-zero to intr-mbox-0 additional tells the
3289          * NIC to stop sending us irqs, engaging "in-intr-handler"
3290          * event coalescing.
3291          */
3292         tw32_mailbox(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
3293         if (likely(!tg3_irq_sync(tp)))
3294                 netif_rx_schedule(dev);         /* schedule NAPI poll */
3295
3296         return IRQ_RETVAL(1);
3297 }
3298
3299 static irqreturn_t tg3_interrupt(int irq, void *dev_id, struct pt_regs *regs)
3300 {
3301         struct net_device *dev = dev_id;
3302         struct tg3 *tp = netdev_priv(dev);
3303         struct tg3_hw_status *sblk = tp->hw_status;
3304         unsigned int handled = 1;
3305
3306         /* In INTx mode, it is possible for the interrupt to arrive at
3307          * the CPU before the status block posted prior to the interrupt.
3308          * Reading the PCI State register will confirm whether the
3309          * interrupt is ours and will flush the status block.
3310          */
3311         if ((sblk->status & SD_STATUS_UPDATED) ||
3312             !(tr32(TG3PCI_PCISTATE) & PCISTATE_INT_NOT_ACTIVE)) {
3313                 /*
3314                  * Writing any value to intr-mbox-0 clears PCI INTA# and
3315                  * chip-internal interrupt pending events.
3316                  * Writing non-zero to intr-mbox-0 additional tells the
3317                  * NIC to stop sending us irqs, engaging "in-intr-handler"
3318                  * event coalescing.
3319                  */
3320                 tw32_mailbox(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
3321                              0x00000001);
3322                 if (tg3_irq_sync(tp))
3323                         goto out;
3324                 sblk->status &= ~SD_STATUS_UPDATED;
3325                 if (likely(tg3_has_work(tp))) {
3326                         prefetch(&tp->rx_rcb[tp->rx_rcb_ptr]);
3327                         netif_rx_schedule(dev);         /* schedule NAPI poll */
3328                 } else {
3329                         /* No work, shared interrupt perhaps?  re-enable
3330                          * interrupts, and flush that PCI write
3331                          */
3332                         tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
3333                                 0x00000000);
3334                 }
3335         } else {        /* shared interrupt */
3336                 handled = 0;
3337         }
3338 out:
3339         return IRQ_RETVAL(handled);
3340 }
3341
3342 static irqreturn_t tg3_interrupt_tagged(int irq, void *dev_id, struct pt_regs *regs)
3343 {
3344         struct net_device *dev = dev_id;
3345         struct tg3 *tp = netdev_priv(dev);
3346         struct tg3_hw_status *sblk = tp->hw_status;
3347         unsigned int handled = 1;
3348
3349         /* In INTx mode, it is possible for the interrupt to arrive at
3350          * the CPU before the status block posted prior to the interrupt.
3351          * Reading the PCI State register will confirm whether the
3352          * interrupt is ours and will flush the status block.
3353          */
3354         if ((sblk->status_tag != tp->last_tag) ||
3355             !(tr32(TG3PCI_PCISTATE) & PCISTATE_INT_NOT_ACTIVE)) {
3356                 /*
3357                  * writing any value to intr-mbox-0 clears PCI INTA# and
3358                  * chip-internal interrupt pending events.
3359                  * writing non-zero to intr-mbox-0 additional tells the
3360                  * NIC to stop sending us irqs, engaging "in-intr-handler"
3361                  * event coalescing.
3362                  */
3363                 tw32_mailbox(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
3364                              0x00000001);
3365                 if (tg3_irq_sync(tp))
3366                         goto out;
3367                 if (netif_rx_schedule_prep(dev)) {
3368                         prefetch(&tp->rx_rcb[tp->rx_rcb_ptr]);
3369                         /* Update last_tag to mark that this status has been
3370                          * seen. Because interrupt may be shared, we may be
3371                          * racing with tg3_poll(), so only update last_tag
3372                          * if tg3_poll() is not scheduled.
3373                          */
3374                         tp->last_tag = sblk->status_tag;
3375                         __netif_rx_schedule(dev);
3376                 }
3377         } else {        /* shared interrupt */
3378                 handled = 0;
3379         }
3380 out:
3381         return IRQ_RETVAL(handled);
3382 }
3383
3384 /* ISR for interrupt test */
3385 static irqreturn_t tg3_test_isr(int irq, void *dev_id,
3386                 struct pt_regs *regs)
3387 {
3388         struct net_device *dev = dev_id;
3389         struct tg3 *tp = netdev_priv(dev);
3390         struct tg3_hw_status *sblk = tp->hw_status;
3391
3392         if (sblk->status & SD_STATUS_UPDATED) {
3393                 tw32_mailbox(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
3394                              0x00000001);
3395                 return IRQ_RETVAL(1);
3396         }
3397         return IRQ_RETVAL(0);
3398 }
3399
3400 static int tg3_init_hw(struct tg3 *);
3401 static int tg3_halt(struct tg3 *, int, int);
3402
3403 #ifdef CONFIG_NET_POLL_CONTROLLER
3404 static void tg3_poll_controller(struct net_device *dev)
3405 {
3406         struct tg3 *tp = netdev_priv(dev);
3407
3408         tg3_interrupt(tp->pdev->irq, dev, NULL);
3409 }
3410 #endif
3411
3412 static void tg3_reset_task(void *_data)
3413 {
3414         struct tg3 *tp = _data;
3415         unsigned int restart_timer;
3416
3417         tg3_netif_stop(tp);
3418
3419         tg3_full_lock(tp, 1);
3420
3421         restart_timer = tp->tg3_flags2 & TG3_FLG2_RESTART_TIMER;
3422         tp->tg3_flags2 &= ~TG3_FLG2_RESTART_TIMER;
3423
3424         tg3_halt(tp, RESET_KIND_SHUTDOWN, 0);
3425         tg3_init_hw(tp);
3426
3427         tg3_netif_start(tp);
3428
3429         tg3_full_unlock(tp);
3430
3431         if (restart_timer)
3432                 mod_timer(&tp->timer, jiffies + 1);
3433 }
3434
3435 static void tg3_tx_timeout(struct net_device *dev)
3436 {
3437         struct tg3 *tp = netdev_priv(dev);
3438
3439         printk(KERN_ERR PFX "%s: transmit timed out, resetting\n",
3440                dev->name);
3441
3442         schedule_work(&tp->reset_task);
3443 }
3444
3445 static void tg3_set_txd(struct tg3 *, int, dma_addr_t, int, u32, u32);
3446
3447 static int tigon3_4gb_hwbug_workaround(struct tg3 *tp, struct sk_buff *skb,
3448                                        u32 guilty_entry, int guilty_len,
3449                                        u32 last_plus_one, u32 *start, u32 mss)
3450 {
3451         struct sk_buff *new_skb = skb_copy(skb, GFP_ATOMIC);
3452         dma_addr_t new_addr;
3453         u32 entry = *start;
3454         int i;
3455
3456         if (!new_skb) {
3457                 dev_kfree_skb(skb);
3458                 return -1;
3459         }
3460
3461         /* New SKB is guaranteed to be linear. */
3462         entry = *start;
3463         new_addr = pci_map_single(tp->pdev, new_skb->data, new_skb->len,
3464                                   PCI_DMA_TODEVICE);
3465         tg3_set_txd(tp, entry, new_addr, new_skb->len,
3466                     (skb->ip_summed == CHECKSUM_HW) ?
3467                     TXD_FLAG_TCPUDP_CSUM : 0, 1 | (mss << 1));
3468         *start = NEXT_TX(entry);
3469
3470         /* Now clean up the sw ring entries. */
3471         i = 0;
3472         while (entry != last_plus_one) {
3473                 int len;
3474
3475                 if (i == 0)
3476                         len = skb_headlen(skb);
3477                 else
3478                         len = skb_shinfo(skb)->frags[i-1].size;
3479                 pci_unmap_single(tp->pdev,
3480                                  pci_unmap_addr(&tp->tx_buffers[entry], mapping),
3481                                  len, PCI_DMA_TODEVICE);
3482                 if (i == 0) {
3483                         tp->tx_buffers[entry].skb = new_skb;
3484                         pci_unmap_addr_set(&tp->tx_buffers[entry], mapping, new_addr);
3485                 } else {
3486                         tp->tx_buffers[entry].skb = NULL;
3487                 }
3488                 entry = NEXT_TX(entry);
3489                 i++;
3490         }
3491
3492         dev_kfree_skb(skb);
3493
3494         return 0;
3495 }
3496
3497 static void tg3_set_txd(struct tg3 *tp, int entry,
3498                         dma_addr_t mapping, int len, u32 flags,
3499                         u32 mss_and_is_end)
3500 {
3501         struct tg3_tx_buffer_desc *txd = &tp->tx_ring[entry];
3502         int is_end = (mss_and_is_end & 0x1);
3503         u32 mss = (mss_and_is_end >> 1);
3504         u32 vlan_tag = 0;
3505
3506         if (is_end)
3507                 flags |= TXD_FLAG_END;
3508         if (flags & TXD_FLAG_VLAN) {
3509                 vlan_tag = flags >> 16;
3510                 flags &= 0xffff;
3511         }
3512         vlan_tag |= (mss << TXD_MSS_SHIFT);
3513
3514         txd->addr_hi = ((u64) mapping >> 32);
3515         txd->addr_lo = ((u64) mapping & 0xffffffff);
3516         txd->len_flags = (len << TXD_LEN_SHIFT) | flags;
3517         txd->vlan_tag = vlan_tag << TXD_VLAN_TAG_SHIFT;
3518 }
3519
3520 static inline int tg3_4g_overflow_test(dma_addr_t mapping, int len)
3521 {
3522         u32 base = (u32) mapping & 0xffffffff;
3523
3524         return ((base > 0xffffdcc0) &&
3525                 (base + len + 8 < base));
3526 }
3527
3528 static int tg3_start_xmit(struct sk_buff *skb, struct net_device *dev)
3529 {
3530         struct tg3 *tp = netdev_priv(dev);
3531         dma_addr_t mapping;
3532         unsigned int i;
3533         u32 len, entry, base_flags, mss;
3534         int would_hit_hwbug;
3535
3536         len = skb_headlen(skb);
3537
3538         /* No BH disabling for tx_lock here.  We are running in BH disabled
3539          * context and TX reclaim runs via tp->poll inside of a software
3540          * interrupt.  Furthermore, IRQ processing runs lockless so we have
3541          * no IRQ context deadlocks to worry about either.  Rejoice!
3542          */
3543         if (!spin_trylock(&tp->tx_lock))
3544                 return NETDEV_TX_LOCKED;
3545
3546         /* This is a hard error, log it. */
3547         if (unlikely(TX_BUFFS_AVAIL(tp) <= (skb_shinfo(skb)->nr_frags + 1))) {
3548                 netif_stop_queue(dev);
3549                 spin_unlock(&tp->tx_lock);
3550                 printk(KERN_ERR PFX "%s: BUG! Tx Ring full when queue awake!\n",
3551                        dev->name);
3552                 return NETDEV_TX_BUSY;
3553         }
3554
3555         entry = tp->tx_prod;
3556         base_flags = 0;
3557         if (skb->ip_summed == CHECKSUM_HW)
3558                 base_flags |= TXD_FLAG_TCPUDP_CSUM;
3559 #if TG3_TSO_SUPPORT != 0
3560         mss = 0;
3561         if (skb->len > (tp->dev->mtu + ETH_HLEN) &&
3562             (mss = skb_shinfo(skb)->tso_size) != 0) {
3563                 int tcp_opt_len, ip_tcp_len;
3564
3565                 if (skb_header_cloned(skb) &&
3566                     pskb_expand_head(skb, 0, 0, GFP_ATOMIC)) {
3567                         dev_kfree_skb(skb);
3568                         goto out_unlock;
3569                 }
3570
3571                 tcp_opt_len = ((skb->h.th->doff - 5) * 4);
3572                 ip_tcp_len = (skb->nh.iph->ihl * 4) + sizeof(struct tcphdr);
3573
3574                 base_flags |= (TXD_FLAG_CPU_PRE_DMA |
3575                                TXD_FLAG_CPU_POST_DMA);
3576
3577                 skb->nh.iph->check = 0;
3578                 skb->nh.iph->tot_len = ntohs(mss + ip_tcp_len + tcp_opt_len);
3579                 if (tp->tg3_flags2 & TG3_FLG2_HW_TSO) {
3580                         skb->h.th->check = 0;
3581                         base_flags &= ~TXD_FLAG_TCPUDP_CSUM;
3582                 }
3583                 else {
3584                         skb->h.th->check =
3585                                 ~csum_tcpudp_magic(skb->nh.iph->saddr,
3586                                                    skb->nh.iph->daddr,
3587                                                    0, IPPROTO_TCP, 0);
3588                 }
3589
3590                 if ((tp->tg3_flags2 & TG3_FLG2_HW_TSO) ||
3591                     (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705)) {
3592                         if (tcp_opt_len || skb->nh.iph->ihl > 5) {
3593                                 int tsflags;
3594
3595                                 tsflags = ((skb->nh.iph->ihl - 5) +
3596                                            (tcp_opt_len >> 2));
3597                                 mss |= (tsflags << 11);
3598                         }
3599                 } else {
3600                         if (tcp_opt_len || skb->nh.iph->ihl > 5) {
3601                                 int tsflags;
3602
3603                                 tsflags = ((skb->nh.iph->ihl - 5) +
3604                                            (tcp_opt_len >> 2));
3605                                 base_flags |= tsflags << 12;
3606                         }
3607                 }
3608         }
3609 #else
3610         mss = 0;
3611 #endif
3612 #if TG3_VLAN_TAG_USED
3613         if (tp->vlgrp != NULL && vlan_tx_tag_present(skb))
3614                 base_flags |= (TXD_FLAG_VLAN |
3615                                (vlan_tx_tag_get(skb) << 16));
3616 #endif
3617
3618         /* Queue skb data, a.k.a. the main skb fragment. */
3619         mapping = pci_map_single(tp->pdev, skb->data, len, PCI_DMA_TODEVICE);
3620
3621         tp->tx_buffers[entry].skb = skb;
3622         pci_unmap_addr_set(&tp->tx_buffers[entry], mapping, mapping);
3623
3624         would_hit_hwbug = 0;
3625
3626         if (tg3_4g_overflow_test(mapping, len))
3627                 would_hit_hwbug = entry + 1;
3628
3629         tg3_set_txd(tp, entry, mapping, len, base_flags,
3630                     (skb_shinfo(skb)->nr_frags == 0) | (mss << 1));
3631
3632         entry = NEXT_TX(entry);
3633
3634         /* Now loop through additional data fragments, and queue them. */
3635         if (skb_shinfo(skb)->nr_frags > 0) {
3636                 unsigned int i, last;
3637
3638                 last = skb_shinfo(skb)->nr_frags - 1;
3639                 for (i = 0; i <= last; i++) {
3640                         skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
3641
3642                         len = frag->size;
3643                         mapping = pci_map_page(tp->pdev,
3644                                                frag->page,
3645                                                frag->page_offset,
3646                                                len, PCI_DMA_TODEVICE);
3647
3648                         tp->tx_buffers[entry].skb = NULL;
3649                         pci_unmap_addr_set(&tp->tx_buffers[entry], mapping, mapping);
3650
3651                         if (tg3_4g_overflow_test(mapping, len)) {
3652                                 /* Only one should match. */
3653                                 if (would_hit_hwbug)
3654                                         BUG();
3655                                 would_hit_hwbug = entry + 1;
3656                         }
3657
3658                         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO)
3659                                 tg3_set_txd(tp, entry, mapping, len,
3660                                             base_flags, (i == last)|(mss << 1));
3661                         else
3662                                 tg3_set_txd(tp, entry, mapping, len,
3663                                             base_flags, (i == last));
3664
3665                         entry = NEXT_TX(entry);
3666                 }
3667         }
3668
3669         if (would_hit_hwbug) {
3670                 u32 last_plus_one = entry;
3671                 u32 start;
3672                 unsigned int len = 0;
3673
3674                 would_hit_hwbug -= 1;
3675                 entry = entry - 1 - skb_shinfo(skb)->nr_frags;
3676                 entry &= (TG3_TX_RING_SIZE - 1);
3677                 start = entry;
3678                 i = 0;
3679                 while (entry != last_plus_one) {
3680                         if (i == 0)
3681                                 len = skb_headlen(skb);
3682                         else
3683                                 len = skb_shinfo(skb)->frags[i-1].size;
3684
3685                         if (entry == would_hit_hwbug)
3686                                 break;
3687
3688                         i++;
3689                         entry = NEXT_TX(entry);
3690
3691                 }
3692
3693                 /* If the workaround fails due to memory/mapping
3694                  * failure, silently drop this packet.
3695                  */
3696                 if (tigon3_4gb_hwbug_workaround(tp, skb,
3697                                                 entry, len,
3698                                                 last_plus_one,
3699                                                 &start, mss))
3700                         goto out_unlock;
3701
3702                 entry = start;
3703         }
3704
3705         /* Packets are ready, update Tx producer idx local and on card. */
3706         tw32_tx_mbox((MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW), entry);
3707
3708         tp->tx_prod = entry;
3709         if (TX_BUFFS_AVAIL(tp) <= (MAX_SKB_FRAGS + 1)) {
3710                 netif_stop_queue(dev);
3711                 if (TX_BUFFS_AVAIL(tp) > TG3_TX_WAKEUP_THRESH)
3712                         netif_wake_queue(tp->dev);
3713         }
3714
3715 out_unlock:
3716         mmiowb();
3717         spin_unlock(&tp->tx_lock);
3718
3719         dev->trans_start = jiffies;
3720
3721         return NETDEV_TX_OK;
3722 }
3723
3724 static inline void tg3_set_mtu(struct net_device *dev, struct tg3 *tp,
3725                                int new_mtu)
3726 {
3727         dev->mtu = new_mtu;
3728
3729         if (new_mtu > ETH_DATA_LEN) {
3730                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780) {
3731                         tp->tg3_flags2 &= ~TG3_FLG2_TSO_CAPABLE;
3732                         ethtool_op_set_tso(dev, 0);
3733                 }
3734                 else
3735                         tp->tg3_flags |= TG3_FLAG_JUMBO_RING_ENABLE;
3736         } else {
3737                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780)
3738                         tp->tg3_flags2 |= TG3_FLG2_TSO_CAPABLE;
3739                 tp->tg3_flags &= ~TG3_FLAG_JUMBO_RING_ENABLE;
3740         }
3741 }
3742
3743 static int tg3_change_mtu(struct net_device *dev, int new_mtu)
3744 {
3745         struct tg3 *tp = netdev_priv(dev);
3746
3747         if (new_mtu < TG3_MIN_MTU || new_mtu > TG3_MAX_MTU(tp))
3748                 return -EINVAL;
3749
3750         if (!netif_running(dev)) {
3751                 /* We'll just catch it later when the
3752                  * device is up'd.
3753                  */
3754                 tg3_set_mtu(dev, tp, new_mtu);
3755                 return 0;
3756         }
3757
3758         tg3_netif_stop(tp);
3759
3760         tg3_full_lock(tp, 1);
3761
3762         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
3763
3764         tg3_set_mtu(dev, tp, new_mtu);
3765
3766         tg3_init_hw(tp);
3767
3768         tg3_netif_start(tp);
3769
3770         tg3_full_unlock(tp);
3771
3772         return 0;
3773 }
3774
3775 /* Free up pending packets in all rx/tx rings.
3776  *
3777  * The chip has been shut down and the driver detached from
3778  * the networking, so no interrupts or new tx packets will
3779  * end up in the driver.  tp->{tx,}lock is not held and we are not
3780  * in an interrupt context and thus may sleep.
3781  */
3782 static void tg3_free_rings(struct tg3 *tp)
3783 {
3784         struct ring_info *rxp;
3785         int i;
3786
3787         for (i = 0; i < TG3_RX_RING_SIZE; i++) {
3788                 rxp = &tp->rx_std_buffers[i];
3789
3790                 if (rxp->skb == NULL)
3791                         continue;
3792                 pci_unmap_single(tp->pdev,
3793                                  pci_unmap_addr(rxp, mapping),
3794                                  tp->rx_pkt_buf_sz - tp->rx_offset,
3795                                  PCI_DMA_FROMDEVICE);
3796                 dev_kfree_skb_any(rxp->skb);
3797                 rxp->skb = NULL;
3798         }
3799
3800         for (i = 0; i < TG3_RX_JUMBO_RING_SIZE; i++) {
3801                 rxp = &tp->rx_jumbo_buffers[i];
3802
3803                 if (rxp->skb == NULL)
3804                         continue;
3805                 pci_unmap_single(tp->pdev,
3806                                  pci_unmap_addr(rxp, mapping),
3807                                  RX_JUMBO_PKT_BUF_SZ - tp->rx_offset,
3808                                  PCI_DMA_FROMDEVICE);
3809                 dev_kfree_skb_any(rxp->skb);
3810                 rxp->skb = NULL;
3811         }
3812
3813         for (i = 0; i < TG3_TX_RING_SIZE; ) {
3814                 struct tx_ring_info *txp;
3815                 struct sk_buff *skb;
3816                 int j;
3817
3818                 txp = &tp->tx_buffers[i];
3819                 skb = txp->skb;
3820
3821                 if (skb == NULL) {
3822                         i++;
3823                         continue;
3824                 }
3825
3826                 pci_unmap_single(tp->pdev,
3827                                  pci_unmap_addr(txp, mapping),
3828                                  skb_headlen(skb),
3829                                  PCI_DMA_TODEVICE);
3830                 txp->skb = NULL;
3831
3832                 i++;
3833
3834                 for (j = 0; j < skb_shinfo(skb)->nr_frags; j++) {
3835                         txp = &tp->tx_buffers[i & (TG3_TX_RING_SIZE - 1)];
3836                         pci_unmap_page(tp->pdev,
3837                                        pci_unmap_addr(txp, mapping),
3838                                        skb_shinfo(skb)->frags[j].size,
3839                                        PCI_DMA_TODEVICE);
3840                         i++;
3841                 }
3842
3843                 dev_kfree_skb_any(skb);
3844         }
3845 }
3846
3847 /* Initialize tx/rx rings for packet processing.
3848  *
3849  * The chip has been shut down and the driver detached from
3850  * the networking, so no interrupts or new tx packets will
3851  * end up in the driver.  tp->{tx,}lock are held and thus
3852  * we may not sleep.
3853  */
3854 static void tg3_init_rings(struct tg3 *tp)
3855 {
3856         u32 i;
3857
3858         /* Free up all the SKBs. */
3859         tg3_free_rings(tp);
3860
3861         /* Zero out all descriptors. */
3862         memset(tp->rx_std, 0, TG3_RX_RING_BYTES);
3863         memset(tp->rx_jumbo, 0, TG3_RX_JUMBO_RING_BYTES);
3864         memset(tp->rx_rcb, 0, TG3_RX_RCB_RING_BYTES(tp));
3865         memset(tp->tx_ring, 0, TG3_TX_RING_BYTES);
3866
3867         tp->rx_pkt_buf_sz = RX_PKT_BUF_SZ;
3868         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780) &&
3869             (tp->dev->mtu > ETH_DATA_LEN))
3870                 tp->rx_pkt_buf_sz = RX_JUMBO_PKT_BUF_SZ;
3871
3872         /* Initialize invariants of the rings, we only set this
3873          * stuff once.  This works because the card does not
3874          * write into the rx buffer posting rings.
3875          */
3876         for (i = 0; i < TG3_RX_RING_SIZE; i++) {
3877                 struct tg3_rx_buffer_desc *rxd;
3878
3879                 rxd = &tp->rx_std[i];
3880                 rxd->idx_len = (tp->rx_pkt_buf_sz - tp->rx_offset - 64)
3881                         << RXD_LEN_SHIFT;
3882                 rxd->type_flags = (RXD_FLAG_END << RXD_FLAGS_SHIFT);
3883                 rxd->opaque = (RXD_OPAQUE_RING_STD |
3884                                (i << RXD_OPAQUE_INDEX_SHIFT));
3885         }
3886
3887         if (tp->tg3_flags & TG3_FLAG_JUMBO_RING_ENABLE) {
3888                 for (i = 0; i < TG3_RX_JUMBO_RING_SIZE; i++) {
3889                         struct tg3_rx_buffer_desc *rxd;
3890
3891                         rxd = &tp->rx_jumbo[i];
3892                         rxd->idx_len = (RX_JUMBO_PKT_BUF_SZ - tp->rx_offset - 64)
3893                                 << RXD_LEN_SHIFT;
3894                         rxd->type_flags = (RXD_FLAG_END << RXD_FLAGS_SHIFT) |
3895                                 RXD_FLAG_JUMBO;
3896                         rxd->opaque = (RXD_OPAQUE_RING_JUMBO |
3897                                (i << RXD_OPAQUE_INDEX_SHIFT));
3898                 }
3899         }
3900
3901         /* Now allocate fresh SKBs for each rx ring. */
3902         for (i = 0; i < tp->rx_pending; i++) {
3903                 if (tg3_alloc_rx_skb(tp, RXD_OPAQUE_RING_STD,
3904                                      -1, i) < 0)
3905                         break;
3906         }
3907
3908         if (tp->tg3_flags & TG3_FLAG_JUMBO_RING_ENABLE) {
3909                 for (i = 0; i < tp->rx_jumbo_pending; i++) {
3910                         if (tg3_alloc_rx_skb(tp, RXD_OPAQUE_RING_JUMBO,
3911                                              -1, i) < 0)
3912                                 break;
3913                 }
3914         }
3915 }
3916
3917 /*
3918  * Must not be invoked with interrupt sources disabled and
3919  * the hardware shutdown down.
3920  */
3921 static void tg3_free_consistent(struct tg3 *tp)
3922 {
3923         if (tp->rx_std_buffers) {
3924                 kfree(tp->rx_std_buffers);
3925                 tp->rx_std_buffers = NULL;
3926         }
3927         if (tp->rx_std) {
3928                 pci_free_consistent(tp->pdev, TG3_RX_RING_BYTES,
3929                                     tp->rx_std, tp->rx_std_mapping);
3930                 tp->rx_std = NULL;
3931         }
3932         if (tp->rx_jumbo) {
3933                 pci_free_consistent(tp->pdev, TG3_RX_JUMBO_RING_BYTES,
3934                                     tp->rx_jumbo, tp->rx_jumbo_mapping);
3935                 tp->rx_jumbo = NULL;
3936         }
3937         if (tp->rx_rcb) {
3938                 pci_free_consistent(tp->pdev, TG3_RX_RCB_RING_BYTES(tp),
3939                                     tp->rx_rcb, tp->rx_rcb_mapping);
3940                 tp->rx_rcb = NULL;
3941         }
3942         if (tp->tx_ring) {
3943                 pci_free_consistent(tp->pdev, TG3_TX_RING_BYTES,
3944                         tp->tx_ring, tp->tx_desc_mapping);
3945                 tp->tx_ring = NULL;
3946         }
3947         if (tp->hw_status) {
3948                 pci_free_consistent(tp->pdev, TG3_HW_STATUS_SIZE,
3949                                     tp->hw_status, tp->status_mapping);
3950                 tp->hw_status = NULL;
3951         }
3952         if (tp->hw_stats) {
3953                 pci_free_consistent(tp->pdev, sizeof(struct tg3_hw_stats),
3954                                     tp->hw_stats, tp->stats_mapping);
3955                 tp->hw_stats = NULL;
3956         }
3957 }
3958
3959 /*
3960  * Must not be invoked with interrupt sources disabled and
3961  * the hardware shutdown down.  Can sleep.
3962  */
3963 static int tg3_alloc_consistent(struct tg3 *tp)
3964 {
3965         tp->rx_std_buffers = kmalloc((sizeof(struct ring_info) *
3966                                       (TG3_RX_RING_SIZE +
3967                                        TG3_RX_JUMBO_RING_SIZE)) +
3968                                      (sizeof(struct tx_ring_info) *
3969                                       TG3_TX_RING_SIZE),
3970                                      GFP_KERNEL);
3971         if (!tp->rx_std_buffers)
3972                 return -ENOMEM;
3973
3974         memset(tp->rx_std_buffers, 0,
3975                (sizeof(struct ring_info) *
3976                 (TG3_RX_RING_SIZE +
3977                  TG3_RX_JUMBO_RING_SIZE)) +
3978                (sizeof(struct tx_ring_info) *
3979                 TG3_TX_RING_SIZE));
3980
3981         tp->rx_jumbo_buffers = &tp->rx_std_buffers[TG3_RX_RING_SIZE];
3982         tp->tx_buffers = (struct tx_ring_info *)
3983                 &tp->rx_jumbo_buffers[TG3_RX_JUMBO_RING_SIZE];
3984
3985         tp->rx_std = pci_alloc_consistent(tp->pdev, TG3_RX_RING_BYTES,
3986                                           &tp->rx_std_mapping);
3987         if (!tp->rx_std)
3988                 goto err_out;
3989
3990         tp->rx_jumbo = pci_alloc_consistent(tp->pdev, TG3_RX_JUMBO_RING_BYTES,
3991                                             &tp->rx_jumbo_mapping);
3992
3993         if (!tp->rx_jumbo)
3994                 goto err_out;
3995
3996         tp->rx_rcb = pci_alloc_consistent(tp->pdev, TG3_RX_RCB_RING_BYTES(tp),
3997                                           &tp->rx_rcb_mapping);
3998         if (!tp->rx_rcb)
3999                 goto err_out;
4000
4001         tp->tx_ring = pci_alloc_consistent(tp->pdev, TG3_TX_RING_BYTES,
4002                                            &tp->tx_desc_mapping);
4003         if (!tp->tx_ring)
4004                 goto err_out;
4005
4006         tp->hw_status = pci_alloc_consistent(tp->pdev,
4007                                              TG3_HW_STATUS_SIZE,
4008                                              &tp->status_mapping);
4009         if (!tp->hw_status)
4010                 goto err_out;
4011
4012         tp->hw_stats = pci_alloc_consistent(tp->pdev,
4013                                             sizeof(struct tg3_hw_stats),
4014                                             &tp->stats_mapping);
4015         if (!tp->hw_stats)
4016                 goto err_out;
4017
4018         memset(tp->hw_status, 0, TG3_HW_STATUS_SIZE);
4019         memset(tp->hw_stats, 0, sizeof(struct tg3_hw_stats));
4020
4021         return 0;
4022
4023 err_out:
4024         tg3_free_consistent(tp);
4025         return -ENOMEM;
4026 }
4027
4028 #define MAX_WAIT_CNT 1000
4029
4030 /* To stop a block, clear the enable bit and poll till it
4031  * clears.  tp->lock is held.
4032  */
4033 static int tg3_stop_block(struct tg3 *tp, unsigned long ofs, u32 enable_bit, int silent)
4034 {
4035         unsigned int i;
4036         u32 val;
4037
4038         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
4039                 switch (ofs) {
4040                 case RCVLSC_MODE:
4041                 case DMAC_MODE:
4042                 case MBFREE_MODE:
4043                 case BUFMGR_MODE:
4044                 case MEMARB_MODE:
4045                         /* We can't enable/disable these bits of the
4046                          * 5705/5750, just say success.
4047                          */
4048                         return 0;
4049
4050                 default:
4051                         break;
4052                 };
4053         }
4054
4055         val = tr32(ofs);
4056         val &= ~enable_bit;
4057         tw32_f(ofs, val);
4058
4059         for (i = 0; i < MAX_WAIT_CNT; i++) {
4060                 udelay(100);
4061                 val = tr32(ofs);
4062                 if ((val & enable_bit) == 0)
4063                         break;
4064         }
4065
4066         if (i == MAX_WAIT_CNT && !silent) {
4067                 printk(KERN_ERR PFX "tg3_stop_block timed out, "
4068                        "ofs=%lx enable_bit=%x\n",
4069                        ofs, enable_bit);
4070                 return -ENODEV;
4071         }
4072
4073         return 0;
4074 }
4075
4076 /* tp->lock is held. */
4077 static int tg3_abort_hw(struct tg3 *tp, int silent)
4078 {
4079         int i, err;
4080
4081         tg3_disable_ints(tp);
4082
4083         tp->rx_mode &= ~RX_MODE_ENABLE;
4084         tw32_f(MAC_RX_MODE, tp->rx_mode);
4085         udelay(10);
4086
4087         err  = tg3_stop_block(tp, RCVBDI_MODE, RCVBDI_MODE_ENABLE, silent);
4088         err |= tg3_stop_block(tp, RCVLPC_MODE, RCVLPC_MODE_ENABLE, silent);
4089         err |= tg3_stop_block(tp, RCVLSC_MODE, RCVLSC_MODE_ENABLE, silent);
4090         err |= tg3_stop_block(tp, RCVDBDI_MODE, RCVDBDI_MODE_ENABLE, silent);
4091         err |= tg3_stop_block(tp, RCVDCC_MODE, RCVDCC_MODE_ENABLE, silent);
4092         err |= tg3_stop_block(tp, RCVCC_MODE, RCVCC_MODE_ENABLE, silent);
4093
4094         err |= tg3_stop_block(tp, SNDBDS_MODE, SNDBDS_MODE_ENABLE, silent);
4095         err |= tg3_stop_block(tp, SNDBDI_MODE, SNDBDI_MODE_ENABLE, silent);
4096         err |= tg3_stop_block(tp, SNDDATAI_MODE, SNDDATAI_MODE_ENABLE, silent);
4097         err |= tg3_stop_block(tp, RDMAC_MODE, RDMAC_MODE_ENABLE, silent);
4098         err |= tg3_stop_block(tp, SNDDATAC_MODE, SNDDATAC_MODE_ENABLE, silent);
4099         err |= tg3_stop_block(tp, DMAC_MODE, DMAC_MODE_ENABLE, silent);
4100         err |= tg3_stop_block(tp, SNDBDC_MODE, SNDBDC_MODE_ENABLE, silent);
4101
4102         tp->mac_mode &= ~MAC_MODE_TDE_ENABLE;
4103         tw32_f(MAC_MODE, tp->mac_mode);
4104         udelay(40);
4105
4106         tp->tx_mode &= ~TX_MODE_ENABLE;
4107         tw32_f(MAC_TX_MODE, tp->tx_mode);
4108
4109         for (i = 0; i < MAX_WAIT_CNT; i++) {
4110                 udelay(100);
4111                 if (!(tr32(MAC_TX_MODE) & TX_MODE_ENABLE))
4112                         break;
4113         }
4114         if (i >= MAX_WAIT_CNT) {
4115                 printk(KERN_ERR PFX "tg3_abort_hw timed out for %s, "
4116                        "TX_MODE_ENABLE will not clear MAC_TX_MODE=%08x\n",
4117                        tp->dev->name, tr32(MAC_TX_MODE));
4118                 err |= -ENODEV;
4119         }
4120
4121         err |= tg3_stop_block(tp, HOSTCC_MODE, HOSTCC_MODE_ENABLE, silent);
4122         err |= tg3_stop_block(tp, WDMAC_MODE, WDMAC_MODE_ENABLE, silent);
4123         err |= tg3_stop_block(tp, MBFREE_MODE, MBFREE_MODE_ENABLE, silent);
4124
4125         tw32(FTQ_RESET, 0xffffffff);
4126         tw32(FTQ_RESET, 0x00000000);
4127
4128         err |= tg3_stop_block(tp, BUFMGR_MODE, BUFMGR_MODE_ENABLE, silent);
4129         err |= tg3_stop_block(tp, MEMARB_MODE, MEMARB_MODE_ENABLE, silent);
4130
4131         if (tp->hw_status)
4132                 memset(tp->hw_status, 0, TG3_HW_STATUS_SIZE);
4133         if (tp->hw_stats)
4134                 memset(tp->hw_stats, 0, sizeof(struct tg3_hw_stats));
4135
4136         return err;
4137 }
4138
4139 /* tp->lock is held. */
4140 static int tg3_nvram_lock(struct tg3 *tp)
4141 {
4142         if (tp->tg3_flags & TG3_FLAG_NVRAM) {
4143                 int i;
4144
4145                 tw32(NVRAM_SWARB, SWARB_REQ_SET1);
4146                 for (i = 0; i < 8000; i++) {
4147                         if (tr32(NVRAM_SWARB) & SWARB_GNT1)
4148                                 break;
4149                         udelay(20);
4150                 }
4151                 if (i == 8000)
4152                         return -ENODEV;
4153         }
4154         return 0;
4155 }
4156
4157 /* tp->lock is held. */
4158 static void tg3_nvram_unlock(struct tg3 *tp)
4159 {
4160         if (tp->tg3_flags & TG3_FLAG_NVRAM)
4161                 tw32_f(NVRAM_SWARB, SWARB_REQ_CLR1);
4162 }
4163
4164 /* tp->lock is held. */
4165 static void tg3_enable_nvram_access(struct tg3 *tp)
4166 {
4167         if ((tp->tg3_flags2 & TG3_FLG2_5750_PLUS) &&
4168             !(tp->tg3_flags2 & TG3_FLG2_PROTECTED_NVRAM)) {
4169                 u32 nvaccess = tr32(NVRAM_ACCESS);
4170
4171                 tw32(NVRAM_ACCESS, nvaccess | ACCESS_ENABLE);
4172         }
4173 }
4174
4175 /* tp->lock is held. */
4176 static void tg3_disable_nvram_access(struct tg3 *tp)
4177 {
4178         if ((tp->tg3_flags2 & TG3_FLG2_5750_PLUS) &&
4179             !(tp->tg3_flags2 & TG3_FLG2_PROTECTED_NVRAM)) {
4180                 u32 nvaccess = tr32(NVRAM_ACCESS);
4181
4182                 tw32(NVRAM_ACCESS, nvaccess & ~ACCESS_ENABLE);
4183         }
4184 }
4185
4186 /* tp->lock is held. */
4187 static void tg3_write_sig_pre_reset(struct tg3 *tp, int kind)
4188 {
4189         if (!(tp->tg3_flags2 & TG3_FLG2_SUN_570X))
4190                 tg3_write_mem(tp, NIC_SRAM_FIRMWARE_MBOX,
4191                               NIC_SRAM_FIRMWARE_MBOX_MAGIC1);
4192
4193         if (tp->tg3_flags2 & TG3_FLG2_ASF_NEW_HANDSHAKE) {
4194                 switch (kind) {
4195                 case RESET_KIND_INIT:
4196                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4197                                       DRV_STATE_START);
4198                         break;
4199
4200                 case RESET_KIND_SHUTDOWN:
4201                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4202                                       DRV_STATE_UNLOAD);
4203                         break;
4204
4205                 case RESET_KIND_SUSPEND:
4206                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4207                                       DRV_STATE_SUSPEND);
4208                         break;
4209
4210                 default:
4211                         break;
4212                 };
4213         }
4214 }
4215
4216 /* tp->lock is held. */
4217 static void tg3_write_sig_post_reset(struct tg3 *tp, int kind)
4218 {
4219         if (tp->tg3_flags2 & TG3_FLG2_ASF_NEW_HANDSHAKE) {
4220                 switch (kind) {
4221                 case RESET_KIND_INIT:
4222                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4223                                       DRV_STATE_START_DONE);
4224                         break;
4225
4226                 case RESET_KIND_SHUTDOWN:
4227                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4228                                       DRV_STATE_UNLOAD_DONE);
4229                         break;
4230
4231                 default:
4232                         break;
4233                 };
4234         }
4235 }
4236
4237 /* tp->lock is held. */
4238 static void tg3_write_sig_legacy(struct tg3 *tp, int kind)
4239 {
4240         if (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) {
4241                 switch (kind) {
4242                 case RESET_KIND_INIT:
4243                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4244                                       DRV_STATE_START);
4245                         break;
4246
4247                 case RESET_KIND_SHUTDOWN:
4248                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4249                                       DRV_STATE_UNLOAD);
4250                         break;
4251
4252                 case RESET_KIND_SUSPEND:
4253                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4254                                       DRV_STATE_SUSPEND);
4255                         break;
4256
4257                 default:
4258                         break;
4259                 };
4260         }
4261 }
4262
4263 static void tg3_stop_fw(struct tg3 *);
4264
4265 /* tp->lock is held. */
4266 static int tg3_chip_reset(struct tg3 *tp)
4267 {
4268         u32 val;
4269         void (*write_op)(struct tg3 *, u32, u32);
4270         int i;
4271
4272         if (!(tp->tg3_flags2 & TG3_FLG2_SUN_570X))
4273                 tg3_nvram_lock(tp);
4274
4275         /*
4276          * We must avoid the readl() that normally takes place.
4277          * It locks machines, causes machine checks, and other
4278          * fun things.  So, temporarily disable the 5701
4279          * hardware workaround, while we do the reset.
4280          */
4281         write_op = tp->write32;
4282         if (write_op == tg3_write_flush_reg32)
4283                 tp->write32 = tg3_write32;
4284
4285         /* do the reset */
4286         val = GRC_MISC_CFG_CORECLK_RESET;
4287
4288         if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) {
4289                 if (tr32(0x7e2c) == 0x60) {
4290                         tw32(0x7e2c, 0x20);
4291                 }
4292                 if (tp->pci_chip_rev_id != CHIPREV_ID_5750_A0) {
4293                         tw32(GRC_MISC_CFG, (1 << 29));
4294                         val |= (1 << 29);
4295                 }
4296         }
4297
4298         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)
4299                 val |= GRC_MISC_CFG_KEEP_GPHY_POWER;
4300         tw32(GRC_MISC_CFG, val);
4301
4302         /* restore 5701 hardware bug workaround write method */
4303         tp->write32 = write_op;
4304
4305         /* Unfortunately, we have to delay before the PCI read back.
4306          * Some 575X chips even will not respond to a PCI cfg access
4307          * when the reset command is given to the chip.
4308          *
4309          * How do these hardware designers expect things to work
4310          * properly if the PCI write is posted for a long period
4311          * of time?  It is always necessary to have some method by
4312          * which a register read back can occur to push the write
4313          * out which does the reset.
4314          *
4315          * For most tg3 variants the trick below was working.
4316          * Ho hum...
4317          */
4318         udelay(120);
4319
4320         /* Flush PCI posted writes.  The normal MMIO registers
4321          * are inaccessible at this time so this is the only
4322          * way to make this reliably (actually, this is no longer
4323          * the case, see above).  I tried to use indirect
4324          * register read/write but this upset some 5701 variants.
4325          */
4326         pci_read_config_dword(tp->pdev, PCI_COMMAND, &val);
4327
4328         udelay(120);
4329
4330         if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) {
4331                 if (tp->pci_chip_rev_id == CHIPREV_ID_5750_A0) {
4332                         int i;
4333                         u32 cfg_val;
4334
4335                         /* Wait for link training to complete.  */
4336                         for (i = 0; i < 5000; i++)
4337                                 udelay(100);
4338
4339                         pci_read_config_dword(tp->pdev, 0xc4, &cfg_val);
4340                         pci_write_config_dword(tp->pdev, 0xc4,
4341                                                cfg_val | (1 << 15));
4342                 }
4343                 /* Set PCIE max payload size and clear error status.  */
4344                 pci_write_config_dword(tp->pdev, 0xd8, 0xf5000);
4345         }
4346
4347         /* Re-enable indirect register accesses. */
4348         pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
4349                                tp->misc_host_ctrl);
4350
4351         /* Set MAX PCI retry to zero. */
4352         val = (PCISTATE_ROM_ENABLE | PCISTATE_ROM_RETRY_ENABLE);
4353         if (tp->pci_chip_rev_id == CHIPREV_ID_5704_A0 &&
4354             (tp->tg3_flags & TG3_FLAG_PCIX_MODE))
4355                 val |= PCISTATE_RETRY_SAME_DMA;
4356         pci_write_config_dword(tp->pdev, TG3PCI_PCISTATE, val);
4357
4358         pci_restore_state(tp->pdev);
4359
4360         /* Make sure PCI-X relaxed ordering bit is clear. */
4361         pci_read_config_dword(tp->pdev, TG3PCI_X_CAPS, &val);
4362         val &= ~PCIX_CAPS_RELAXED_ORDERING;
4363         pci_write_config_dword(tp->pdev, TG3PCI_X_CAPS, val);
4364
4365         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780) {
4366                 u32 val;
4367
4368                 /* Chip reset on 5780 will reset MSI enable bit,
4369                  * so need to restore it.
4370                  */
4371                 if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
4372                         u16 ctrl;
4373
4374                         pci_read_config_word(tp->pdev,
4375                                              tp->msi_cap + PCI_MSI_FLAGS,
4376                                              &ctrl);
4377                         pci_write_config_word(tp->pdev,
4378                                               tp->msi_cap + PCI_MSI_FLAGS,
4379                                               ctrl | PCI_MSI_FLAGS_ENABLE);
4380                         val = tr32(MSGINT_MODE);
4381                         tw32(MSGINT_MODE, val | MSGINT_MODE_ENABLE);
4382                 }
4383
4384                 val = tr32(MEMARB_MODE);
4385                 tw32(MEMARB_MODE, val | MEMARB_MODE_ENABLE);
4386
4387         } else
4388                 tw32(MEMARB_MODE, MEMARB_MODE_ENABLE);
4389
4390         if (tp->pci_chip_rev_id == CHIPREV_ID_5750_A3) {
4391                 tg3_stop_fw(tp);
4392                 tw32(0x5000, 0x400);
4393         }
4394
4395         tw32(GRC_MODE, tp->grc_mode);
4396
4397         if (tp->pci_chip_rev_id == CHIPREV_ID_5705_A0) {
4398                 u32 val = tr32(0xc4);
4399
4400                 tw32(0xc4, val | (1 << 15));
4401         }
4402
4403         if ((tp->nic_sram_data_cfg & NIC_SRAM_DATA_CFG_MINI_PCI) != 0 &&
4404             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) {
4405                 tp->pci_clock_ctrl |= CLOCK_CTRL_CLKRUN_OENABLE;
4406                 if (tp->pci_chip_rev_id == CHIPREV_ID_5705_A0)
4407                         tp->pci_clock_ctrl |= CLOCK_CTRL_FORCE_CLKRUN;
4408                 tw32(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl);
4409         }
4410
4411         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
4412                 tp->mac_mode = MAC_MODE_PORT_MODE_TBI;
4413                 tw32_f(MAC_MODE, tp->mac_mode);
4414         } else if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES) {
4415                 tp->mac_mode = MAC_MODE_PORT_MODE_GMII;
4416                 tw32_f(MAC_MODE, tp->mac_mode);
4417         } else
4418                 tw32_f(MAC_MODE, 0);
4419         udelay(40);
4420
4421         if (!(tp->tg3_flags2 & TG3_FLG2_SUN_570X)) {
4422                 /* Wait for firmware initialization to complete. */
4423                 for (i = 0; i < 100000; i++) {
4424                         tg3_read_mem(tp, NIC_SRAM_FIRMWARE_MBOX, &val);
4425                         if (val == ~NIC_SRAM_FIRMWARE_MBOX_MAGIC1)
4426                                 break;
4427                         udelay(10);
4428                 }
4429                 if (i >= 100000) {
4430                         printk(KERN_ERR PFX "tg3_reset_hw timed out for %s, "
4431                                "firmware will not restart magic=%08x\n",
4432                                tp->dev->name, val);
4433                         return -ENODEV;
4434                 }
4435         }
4436
4437         if ((tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) &&
4438             tp->pci_chip_rev_id != CHIPREV_ID_5750_A0) {
4439                 u32 val = tr32(0x7c00);
4440
4441                 tw32(0x7c00, val | (1 << 25));
4442         }
4443
4444         /* Reprobe ASF enable state.  */
4445         tp->tg3_flags &= ~TG3_FLAG_ENABLE_ASF;
4446         tp->tg3_flags2 &= ~TG3_FLG2_ASF_NEW_HANDSHAKE;
4447         tg3_read_mem(tp, NIC_SRAM_DATA_SIG, &val);
4448         if (val == NIC_SRAM_DATA_SIG_MAGIC) {
4449                 u32 nic_cfg;
4450
4451                 tg3_read_mem(tp, NIC_SRAM_DATA_CFG, &nic_cfg);
4452                 if (nic_cfg & NIC_SRAM_DATA_CFG_ASF_ENABLE) {
4453                         tp->tg3_flags |= TG3_FLAG_ENABLE_ASF;
4454                         if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS)
4455                                 tp->tg3_flags2 |= TG3_FLG2_ASF_NEW_HANDSHAKE;
4456                 }
4457         }
4458
4459         return 0;
4460 }
4461
4462 /* tp->lock is held. */
4463 static void tg3_stop_fw(struct tg3 *tp)
4464 {
4465         if (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) {
4466                 u32 val;
4467                 int i;
4468
4469                 tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX, FWCMD_NICDRV_PAUSE_FW);
4470                 val = tr32(GRC_RX_CPU_EVENT);
4471                 val |= (1 << 14);
4472                 tw32(GRC_RX_CPU_EVENT, val);
4473
4474                 /* Wait for RX cpu to ACK the event.  */
4475                 for (i = 0; i < 100; i++) {
4476                         if (!(tr32(GRC_RX_CPU_EVENT) & (1 << 14)))
4477                                 break;
4478                         udelay(1);
4479                 }
4480         }
4481 }
4482
4483 /* tp->lock is held. */
4484 static int tg3_halt(struct tg3 *tp, int kind, int silent)
4485 {
4486         int err;
4487
4488         tg3_stop_fw(tp);
4489
4490         tg3_write_sig_pre_reset(tp, kind);
4491
4492         tg3_abort_hw(tp, silent);
4493         err = tg3_chip_reset(tp);
4494
4495         tg3_write_sig_legacy(tp, kind);
4496         tg3_write_sig_post_reset(tp, kind);
4497
4498         if (err)
4499                 return err;
4500
4501         return 0;
4502 }
4503
4504 #define TG3_FW_RELEASE_MAJOR    0x0
4505 #define TG3_FW_RELASE_MINOR     0x0
4506 #define TG3_FW_RELEASE_FIX      0x0
4507 #define TG3_FW_START_ADDR       0x08000000
4508 #define TG3_FW_TEXT_ADDR        0x08000000
4509 #define TG3_FW_TEXT_LEN         0x9c0
4510 #define TG3_FW_RODATA_ADDR      0x080009c0
4511 #define TG3_FW_RODATA_LEN       0x60
4512 #define TG3_FW_DATA_ADDR        0x08000a40
4513 #define TG3_FW_DATA_LEN         0x20
4514 #define TG3_FW_SBSS_ADDR        0x08000a60
4515 #define TG3_FW_SBSS_LEN         0xc
4516 #define TG3_FW_BSS_ADDR         0x08000a70
4517 #define TG3_FW_BSS_LEN          0x10
4518
4519 static u32 tg3FwText[(TG3_FW_TEXT_LEN / sizeof(u32)) + 1] = {
4520         0x00000000, 0x10000003, 0x00000000, 0x0000000d, 0x0000000d, 0x3c1d0800,
4521         0x37bd3ffc, 0x03a0f021, 0x3c100800, 0x26100000, 0x0e000018, 0x00000000,
4522         0x0000000d, 0x3c1d0800, 0x37bd3ffc, 0x03a0f021, 0x3c100800, 0x26100034,
4523         0x0e00021c, 0x00000000, 0x0000000d, 0x00000000, 0x00000000, 0x00000000,
4524         0x27bdffe0, 0x3c1cc000, 0xafbf0018, 0xaf80680c, 0x0e00004c, 0x241b2105,
4525         0x97850000, 0x97870002, 0x9782002c, 0x9783002e, 0x3c040800, 0x248409c0,
4526         0xafa00014, 0x00021400, 0x00621825, 0x00052c00, 0xafa30010, 0x8f860010,
4527         0x00e52825, 0x0e000060, 0x24070102, 0x3c02ac00, 0x34420100, 0x3c03ac01,
4528         0x34630100, 0xaf820490, 0x3c02ffff, 0xaf820494, 0xaf830498, 0xaf82049c,
4529         0x24020001, 0xaf825ce0, 0x0e00003f, 0xaf825d00, 0x0e000140, 0x00000000,
4530         0x8fbf0018, 0x03e00008, 0x27bd0020, 0x2402ffff, 0xaf825404, 0x8f835400,
4531         0x34630400, 0xaf835400, 0xaf825404, 0x3c020800, 0x24420034, 0xaf82541c,
4532         0x03e00008, 0xaf805400, 0x00000000, 0x00000000, 0x3c020800, 0x34423000,
4533         0x3c030800, 0x34633000, 0x3c040800, 0x348437ff, 0x3c010800, 0xac220a64,
4534         0x24020040, 0x3c010800, 0xac220a68, 0x3c010800, 0xac200a60, 0xac600000,
4535         0x24630004, 0x0083102b, 0x5040fffd, 0xac600000, 0x03e00008, 0x00000000,
4536         0x00804821, 0x8faa0010, 0x3c020800, 0x8c420a60, 0x3c040800, 0x8c840a68,
4537         0x8fab0014, 0x24430001, 0x0044102b, 0x3c010800, 0xac230a60, 0x14400003,
4538         0x00004021, 0x3c010800, 0xac200a60, 0x3c020800, 0x8c420a60, 0x3c030800,
4539         0x8c630a64, 0x91240000, 0x00021140, 0x00431021, 0x00481021, 0x25080001,
4540         0xa0440000, 0x29020008, 0x1440fff4, 0x25290001, 0x3c020800, 0x8c420a60,
4541         0x3c030800, 0x8c630a64, 0x8f84680c, 0x00021140, 0x00431021, 0xac440008,
4542         0xac45000c, 0xac460010, 0xac470014, 0xac4a0018, 0x03e00008, 0xac4b001c,
4543         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
4544         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
4545         0, 0, 0, 0, 0, 0,
4546         0x02000008, 0x00000000, 0x0a0001e3, 0x3c0a0001, 0x0a0001e3, 0x3c0a0002,
4547         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000,
4548         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000,
4549         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000,
4550         0x0a0001e3, 0x3c0a0007, 0x0a0001e3, 0x3c0a0008, 0x0a0001e3, 0x3c0a0009,
4551         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000, 0x0a0001e3, 0x3c0a000b,
4552         0x0a0001e3, 0x3c0a000c, 0x0a0001e3, 0x3c0a000d, 0x0a0001e3, 0x00000000,
4553         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x3c0a000e, 0x0a0001e3, 0x00000000,
4554         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000,
4555         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000,
4556         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x3c0a0013, 0x0a0001e3, 0x3c0a0014,
4557         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
4558         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
4559         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
4560         0x27bdffe0, 0x00001821, 0x00001021, 0xafbf0018, 0xafb10014, 0xafb00010,
4561         0x3c010800, 0x00220821, 0xac200a70, 0x3c010800, 0x00220821, 0xac200a74,
4562         0x3c010800, 0x00220821, 0xac200a78, 0x24630001, 0x1860fff5, 0x2442000c,
4563         0x24110001, 0x8f906810, 0x32020004, 0x14400005, 0x24040001, 0x3c020800,
4564         0x8c420a78, 0x18400003, 0x00002021, 0x0e000182, 0x00000000, 0x32020001,
4565         0x10400003, 0x00000000, 0x0e000169, 0x00000000, 0x0a000153, 0xaf915028,
4566         0x8fbf0018, 0x8fb10014, 0x8fb00010, 0x03e00008, 0x27bd0020, 0x3c050800,
4567         0x8ca50a70, 0x3c060800, 0x8cc60a80, 0x3c070800, 0x8ce70a78, 0x27bdffe0,
4568         0x3c040800, 0x248409d0, 0xafbf0018, 0xafa00010, 0x0e000060, 0xafa00014,
4569         0x0e00017b, 0x00002021, 0x8fbf0018, 0x03e00008, 0x27bd0020, 0x24020001,
4570         0x8f836810, 0x00821004, 0x00021027, 0x00621824, 0x03e00008, 0xaf836810,
4571         0x27bdffd8, 0xafbf0024, 0x1080002e, 0xafb00020, 0x8f825cec, 0xafa20018,
4572         0x8f825cec, 0x3c100800, 0x26100a78, 0xafa2001c, 0x34028000, 0xaf825cec,
4573         0x8e020000, 0x18400016, 0x00000000, 0x3c020800, 0x94420a74, 0x8fa3001c,
4574         0x000221c0, 0xac830004, 0x8fa2001c, 0x3c010800, 0x0e000201, 0xac220a74,
4575         0x10400005, 0x00000000, 0x8e020000, 0x24420001, 0x0a0001df, 0xae020000,
4576         0x3c020800, 0x8c420a70, 0x00021c02, 0x000321c0, 0x0a0001c5, 0xafa2001c,
4577         0x0e000201, 0x00000000, 0x1040001f, 0x00000000, 0x8e020000, 0x8fa3001c,
4578         0x24420001, 0x3c010800, 0xac230a70, 0x3c010800, 0xac230a74, 0x0a0001df,
4579         0xae020000, 0x3c100800, 0x26100a78, 0x8e020000, 0x18400028, 0x00000000,
4580         0x0e000201, 0x00000000, 0x14400024, 0x00000000, 0x8e020000, 0x3c030800,
4581         0x8c630a70, 0x2442ffff, 0xafa3001c, 0x18400006, 0xae020000, 0x00031402,
4582         0x000221c0, 0x8c820004, 0x3c010800, 0xac220a70, 0x97a2001e, 0x2442ff00,
4583         0x2c420300, 0x1440000b, 0x24024000, 0x3c040800, 0x248409dc, 0xafa00010,
4584         0xafa00014, 0x8fa6001c, 0x24050008, 0x0e000060, 0x00003821, 0x0a0001df,
4585         0x00000000, 0xaf825cf8, 0x3c020800, 0x8c420a40, 0x8fa3001c, 0x24420001,
4586         0xaf835cf8, 0x3c010800, 0xac220a40, 0x8fbf0024, 0x8fb00020, 0x03e00008,
4587         0x27bd0028, 0x27bdffe0, 0x3c040800, 0x248409e8, 0x00002821, 0x00003021,
4588         0x00003821, 0xafbf0018, 0xafa00010, 0x0e000060, 0xafa00014, 0x8fbf0018,
4589         0x03e00008, 0x27bd0020, 0x8f82680c, 0x8f85680c, 0x00021827, 0x0003182b,
4590         0x00031823, 0x00431024, 0x00441021, 0x00a2282b, 0x10a00006, 0x00000000,
4591         0x00401821, 0x8f82680c, 0x0043102b, 0x1440fffd, 0x00000000, 0x03e00008,
4592         0x00000000, 0x3c040800, 0x8c840000, 0x3c030800, 0x8c630a40, 0x0064102b,
4593         0x54400002, 0x00831023, 0x00641023, 0x2c420008, 0x03e00008, 0x38420001,
4594         0x27bdffe0, 0x00802821, 0x3c040800, 0x24840a00, 0x00003021, 0x00003821,
4595         0xafbf0018, 0xafa00010, 0x0e000060, 0xafa00014, 0x0a000216, 0x00000000,
4596         0x8fbf0018, 0x03e00008, 0x27bd0020, 0x00000000, 0x27bdffe0, 0x3c1cc000,
4597         0xafbf0018, 0x0e00004c, 0xaf80680c, 0x3c040800, 0x24840a10, 0x03802821,
4598         0x00003021, 0x00003821, 0xafa00010, 0x0e000060, 0xafa00014, 0x2402ffff,
4599         0xaf825404, 0x3c0200aa, 0x0e000234, 0xaf825434, 0x8fbf0018, 0x03e00008,
4600         0x27bd0020, 0x00000000, 0x00000000, 0x00000000, 0x27bdffe8, 0xafb00010,
4601         0x24100001, 0xafbf0014, 0x3c01c003, 0xac200000, 0x8f826810, 0x30422000,
4602         0x10400003, 0x00000000, 0x0e000246, 0x00000000, 0x0a00023a, 0xaf905428,
4603         0x8fbf0014, 0x8fb00010, 0x03e00008, 0x27bd0018, 0x27bdfff8, 0x8f845d0c,
4604         0x3c0200ff, 0x3c030800, 0x8c630a50, 0x3442fff8, 0x00821024, 0x1043001e,
4605         0x3c0500ff, 0x34a5fff8, 0x3c06c003, 0x3c074000, 0x00851824, 0x8c620010,
4606         0x3c010800, 0xac230a50, 0x30420008, 0x10400005, 0x00871025, 0x8cc20000,
4607         0x24420001, 0xacc20000, 0x00871025, 0xaf825d0c, 0x8fa20000, 0x24420001,
4608         0xafa20000, 0x8fa20000, 0x8fa20000, 0x24420001, 0xafa20000, 0x8fa20000,
4609         0x8f845d0c, 0x3c030800, 0x8c630a50, 0x00851024, 0x1443ffe8, 0x00851824,
4610         0x27bd0008, 0x03e00008, 0x00000000, 0x00000000, 0x00000000
4611 };
4612
4613 static u32 tg3FwRodata[(TG3_FW_RODATA_LEN / sizeof(u32)) + 1] = {
4614         0x35373031, 0x726c7341, 0x00000000, 0x00000000, 0x53774576, 0x656e7430,
4615         0x00000000, 0x726c7045, 0x76656e74, 0x31000000, 0x556e6b6e, 0x45766e74,
4616         0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x66617461, 0x6c457272,
4617         0x00000000, 0x00000000, 0x4d61696e, 0x43707542, 0x00000000, 0x00000000,
4618         0x00000000
4619 };
4620
4621 #if 0 /* All zeros, don't eat up space with it. */
4622 u32 tg3FwData[(TG3_FW_DATA_LEN / sizeof(u32)) + 1] = {
4623         0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
4624         0x00000000, 0x00000000, 0x00000000, 0x00000000
4625 };
4626 #endif
4627
4628 #define RX_CPU_SCRATCH_BASE     0x30000
4629 #define RX_CPU_SCRATCH_SIZE     0x04000
4630 #define TX_CPU_SCRATCH_BASE     0x34000
4631 #define TX_CPU_SCRATCH_SIZE     0x04000
4632
4633 /* tp->lock is held. */
4634 static int tg3_halt_cpu(struct tg3 *tp, u32 offset)
4635 {
4636         int i;
4637
4638         if (offset == TX_CPU_BASE &&
4639             (tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
4640                 BUG();
4641
4642         if (offset == RX_CPU_BASE) {
4643                 for (i = 0; i < 10000; i++) {
4644                         tw32(offset + CPU_STATE, 0xffffffff);
4645                         tw32(offset + CPU_MODE,  CPU_MODE_HALT);
4646                         if (tr32(offset + CPU_MODE) & CPU_MODE_HALT)
4647                                 break;
4648                 }
4649
4650                 tw32(offset + CPU_STATE, 0xffffffff);
4651                 tw32_f(offset + CPU_MODE,  CPU_MODE_HALT);
4652                 udelay(10);
4653         } else {
4654                 for (i = 0; i < 10000; i++) {
4655                         tw32(offset + CPU_STATE, 0xffffffff);
4656                         tw32(offset + CPU_MODE,  CPU_MODE_HALT);
4657                         if (tr32(offset + CPU_MODE) & CPU_MODE_HALT)
4658                                 break;
4659                 }
4660         }
4661
4662         if (i >= 10000) {
4663                 printk(KERN_ERR PFX "tg3_reset_cpu timed out for %s, "
4664                        "and %s CPU\n",
4665                        tp->dev->name,
4666                        (offset == RX_CPU_BASE ? "RX" : "TX"));
4667                 return -ENODEV;
4668         }
4669         return 0;
4670 }
4671
4672 struct fw_info {
4673         unsigned int text_base;
4674         unsigned int text_len;
4675         u32 *text_data;
4676         unsigned int rodata_base;
4677         unsigned int rodata_len;
4678         u32 *rodata_data;
4679         unsigned int data_base;
4680         unsigned int data_len;
4681         u32 *data_data;
4682 };
4683
4684 /* tp->lock is held. */
4685 static int tg3_load_firmware_cpu(struct tg3 *tp, u32 cpu_base, u32 cpu_scratch_base,
4686                                  int cpu_scratch_size, struct fw_info *info)
4687 {
4688         int err, i;
4689         void (*write_op)(struct tg3 *, u32, u32);
4690
4691         if (cpu_base == TX_CPU_BASE &&
4692             (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
4693                 printk(KERN_ERR PFX "tg3_load_firmware_cpu: Trying to load "
4694                        "TX cpu firmware on %s which is 5705.\n",
4695                        tp->dev->name);
4696                 return -EINVAL;
4697         }
4698
4699         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)
4700                 write_op = tg3_write_mem;
4701         else
4702                 write_op = tg3_write_indirect_reg32;
4703
4704         /* It is possible that bootcode is still loading at this point.
4705          * Get the nvram lock first before halting the cpu.
4706          */
4707         tg3_nvram_lock(tp);
4708         err = tg3_halt_cpu(tp, cpu_base);
4709         tg3_nvram_unlock(tp);
4710         if (err)
4711                 goto out;
4712
4713         for (i = 0; i < cpu_scratch_size; i += sizeof(u32))
4714                 write_op(tp, cpu_scratch_base + i, 0);
4715         tw32(cpu_base + CPU_STATE, 0xffffffff);
4716         tw32(cpu_base + CPU_MODE, tr32(cpu_base+CPU_MODE)|CPU_MODE_HALT);
4717         for (i = 0; i < (info->text_len / sizeof(u32)); i++)
4718                 write_op(tp, (cpu_scratch_base +
4719                               (info->text_base & 0xffff) +
4720                               (i * sizeof(u32))),
4721                          (info->text_data ?
4722                           info->text_data[i] : 0));
4723         for (i = 0; i < (info->rodata_len / sizeof(u32)); i++)
4724                 write_op(tp, (cpu_scratch_base +
4725                               (info->rodata_base & 0xffff) +
4726                               (i * sizeof(u32))),
4727                          (info->rodata_data ?
4728                           info->rodata_data[i] : 0));
4729         for (i = 0; i < (info->data_len / sizeof(u32)); i++)
4730                 write_op(tp, (cpu_scratch_base +
4731                               (info->data_base & 0xffff) +
4732                               (i * sizeof(u32))),
4733                          (info->data_data ?
4734                           info->data_data[i] : 0));
4735
4736         err = 0;
4737
4738 out:
4739         return err;
4740 }
4741
4742 /* tp->lock is held. */
4743 static int tg3_load_5701_a0_firmware_fix(struct tg3 *tp)
4744 {
4745         struct fw_info info;
4746         int err, i;
4747
4748         info.text_base = TG3_FW_TEXT_ADDR;
4749         info.text_len = TG3_FW_TEXT_LEN;
4750         info.text_data = &tg3FwText[0];
4751         info.rodata_base = TG3_FW_RODATA_ADDR;
4752         info.rodata_len = TG3_FW_RODATA_LEN;
4753         info.rodata_data = &tg3FwRodata[0];
4754         info.data_base = TG3_FW_DATA_ADDR;
4755         info.data_len = TG3_FW_DATA_LEN;
4756         info.data_data = NULL;
4757
4758         err = tg3_load_firmware_cpu(tp, RX_CPU_BASE,
4759                                     RX_CPU_SCRATCH_BASE, RX_CPU_SCRATCH_SIZE,
4760                                     &info);
4761         if (err)
4762                 return err;
4763
4764         err = tg3_load_firmware_cpu(tp, TX_CPU_BASE,
4765                                     TX_CPU_SCRATCH_BASE, TX_CPU_SCRATCH_SIZE,
4766                                     &info);
4767         if (err)
4768                 return err;
4769
4770         /* Now startup only the RX cpu. */
4771         tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff);
4772         tw32_f(RX_CPU_BASE + CPU_PC,    TG3_FW_TEXT_ADDR);
4773
4774         for (i = 0; i < 5; i++) {
4775                 if (tr32(RX_CPU_BASE + CPU_PC) == TG3_FW_TEXT_ADDR)
4776                         break;
4777                 tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff);
4778                 tw32(RX_CPU_BASE + CPU_MODE,  CPU_MODE_HALT);
4779                 tw32_f(RX_CPU_BASE + CPU_PC,    TG3_FW_TEXT_ADDR);
4780                 udelay(1000);
4781         }
4782         if (i >= 5) {
4783                 printk(KERN_ERR PFX "tg3_load_firmware fails for %s "
4784                        "to set RX CPU PC, is %08x should be %08x\n",
4785                        tp->dev->name, tr32(RX_CPU_BASE + CPU_PC),
4786                        TG3_FW_TEXT_ADDR);
4787                 return -ENODEV;
4788         }
4789         tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff);
4790         tw32_f(RX_CPU_BASE + CPU_MODE,  0x00000000);
4791
4792         return 0;
4793 }
4794
4795 #if TG3_TSO_SUPPORT != 0
4796
4797 #define TG3_TSO_FW_RELEASE_MAJOR        0x1
4798 #define TG3_TSO_FW_RELASE_MINOR         0x6
4799 #define TG3_TSO_FW_RELEASE_FIX          0x0
4800 #define TG3_TSO_FW_START_ADDR           0x08000000
4801 #define TG3_TSO_FW_TEXT_ADDR            0x08000000
4802 #define TG3_TSO_FW_TEXT_LEN             0x1aa0
4803 #define TG3_TSO_FW_RODATA_ADDR          0x08001aa0
4804 #define TG3_TSO_FW_RODATA_LEN           0x60
4805 #define TG3_TSO_FW_DATA_ADDR            0x08001b20
4806 #define TG3_TSO_FW_DATA_LEN             0x30
4807 #define TG3_TSO_FW_SBSS_ADDR            0x08001b50
4808 #define TG3_TSO_FW_SBSS_LEN             0x2c
4809 #define TG3_TSO_FW_BSS_ADDR             0x08001b80
4810 #define TG3_TSO_FW_BSS_LEN              0x894
4811
4812 static u32 tg3TsoFwText[(TG3_TSO_FW_TEXT_LEN / 4) + 1] = {
4813         0x0e000003, 0x00000000, 0x08001b24, 0x00000000, 0x10000003, 0x00000000,
4814         0x0000000d, 0x0000000d, 0x3c1d0800, 0x37bd4000, 0x03a0f021, 0x3c100800,
4815         0x26100000, 0x0e000010, 0x00000000, 0x0000000d, 0x27bdffe0, 0x3c04fefe,
4816         0xafbf0018, 0x0e0005d8, 0x34840002, 0x0e000668, 0x00000000, 0x3c030800,
4817         0x90631b68, 0x24020002, 0x3c040800, 0x24841aac, 0x14620003, 0x24050001,
4818         0x3c040800, 0x24841aa0, 0x24060006, 0x00003821, 0xafa00010, 0x0e00067c,
4819         0xafa00014, 0x8f625c50, 0x34420001, 0xaf625c50, 0x8f625c90, 0x34420001,
4820         0xaf625c90, 0x2402ffff, 0x0e000034, 0xaf625404, 0x8fbf0018, 0x03e00008,
4821         0x27bd0020, 0x00000000, 0x00000000, 0x00000000, 0x27bdffe0, 0xafbf001c,
4822         0xafb20018, 0xafb10014, 0x0e00005b, 0xafb00010, 0x24120002, 0x24110001,
4823         0x8f706820, 0x32020100, 0x10400003, 0x00000000, 0x0e0000bb, 0x00000000,
4824         0x8f706820, 0x32022000, 0x10400004, 0x32020001, 0x0e0001f0, 0x24040001,
4825         0x32020001, 0x10400003, 0x00000000, 0x0e0000a3, 0x00000000, 0x3c020800,
4826         0x90421b98, 0x14520003, 0x00000000, 0x0e0004c0, 0x00000000, 0x0a00003c,
4827         0xaf715028, 0x8fbf001c, 0x8fb20018, 0x8fb10014, 0x8fb00010, 0x03e00008,
4828         0x27bd0020, 0x27bdffe0, 0x3c040800, 0x24841ac0, 0x00002821, 0x00003021,
4829         0x00003821, 0xafbf0018, 0xafa00010, 0x0e00067c, 0xafa00014, 0x3c040800,
4830         0x248423d8, 0xa4800000, 0x3c010800, 0xa0201b98, 0x3c010800, 0xac201b9c,
4831         0x3c010800, 0xac201ba0, 0x3c010800, 0xac201ba4, 0x3c010800, 0xac201bac,
4832         0x3c010800, 0xac201bb8, 0x3c010800, 0xac201bbc, 0x8f624434, 0x3c010800,
4833         0xac221b88, 0x8f624438, 0x3c010800, 0xac221b8c, 0x8f624410, 0xac80f7a8,
4834         0x3c010800, 0xac201b84, 0x3c010800, 0xac2023e0, 0x3c010800, 0xac2023c8,
4835         0x3c010800, 0xac2023cc, 0x3c010800, 0xac202400, 0x3c010800, 0xac221b90,
4836         0x8f620068, 0x24030007, 0x00021702, 0x10430005, 0x00000000, 0x8f620068,
4837         0x00021702, 0x14400004, 0x24020001, 0x3c010800, 0x0a000097, 0xac20240c,
4838         0xac820034, 0x3c040800, 0x24841acc, 0x3c050800, 0x8ca5240c, 0x00003021,
4839         0x00003821, 0xafa00010, 0x0e00067c, 0xafa00014, 0x8fbf0018, 0x03e00008,
4840         0x27bd0020, 0x27bdffe0, 0x3c040800, 0x24841ad8, 0x00002821, 0x00003021,
4841         0x00003821, 0xafbf0018, 0xafa00010, 0x0e00067c, 0xafa00014, 0x0e00005b,
4842         0x00000000, 0x0e0000b4, 0x00002021, 0x8fbf0018, 0x03e00008, 0x27bd0020,
4843         0x24020001, 0x8f636820, 0x00821004, 0x00021027, 0x00621824, 0x03e00008,
4844         0xaf636820, 0x27bdffd0, 0xafbf002c, 0xafb60028, 0xafb50024, 0xafb40020,
4845         0xafb3001c, 0xafb20018, 0xafb10014, 0xafb00010, 0x8f675c5c, 0x3c030800,
4846         0x24631bbc, 0x8c620000, 0x14470005, 0x3c0200ff, 0x3c020800, 0x90421b98,
4847         0x14400119, 0x3c0200ff, 0x3442fff8, 0x00e28824, 0xac670000, 0x00111902,
4848         0x306300ff, 0x30e20003, 0x000211c0, 0x00622825, 0x00a04021, 0x00071602,
4849         0x3c030800, 0x90631b98, 0x3044000f, 0x14600036, 0x00804821, 0x24020001,
4850         0x3c010800, 0xa0221b98, 0x00051100, 0x00821025, 0x3c010800, 0xac201b9c,
4851         0x3c010800, 0xac201ba0, 0x3c010800, 0xac201ba4, 0x3c010800, 0xac201bac,
4852         0x3c010800, 0xac201bb8, 0x3c010800, 0xac201bb0, 0x3c010800, 0xac201bb4,
4853         0x3c010800, 0xa42223d8, 0x9622000c, 0x30437fff, 0x3c010800, 0xa4222410,
4854         0x30428000, 0x3c010800, 0xa4231bc6, 0x10400005, 0x24020001, 0x3c010800,
4855         0xac2223f4, 0x0a000102, 0x2406003e, 0x24060036, 0x3c010800, 0xac2023f4,
4856         0x9622000a, 0x3c030800, 0x94631bc6, 0x3c010800, 0xac2023f0, 0x3c010800,
4857         0xac2023f8, 0x00021302, 0x00021080, 0x00c21021, 0x00621821, 0x3c010800,
4858         0xa42223d0, 0x3c010800, 0x0a000115, 0xa4231b96, 0x9622000c, 0x3c010800,
4859         0xa42223ec, 0x3c040800, 0x24841b9c, 0x8c820000, 0x00021100, 0x3c010800,
4860         0x00220821, 0xac311bc8, 0x8c820000, 0x00021100, 0x3c010800, 0x00220821,
4861         0xac271bcc, 0x8c820000, 0x25030001, 0x306601ff, 0x00021100, 0x3c010800,
4862         0x00220821, 0xac261bd0, 0x8c820000, 0x00021100, 0x3c010800, 0x00220821,
4863         0xac291bd4, 0x96230008, 0x3c020800, 0x8c421bac, 0x00432821, 0x3c010800,
4864         0xac251bac, 0x9622000a, 0x30420004, 0x14400018, 0x00061100, 0x8f630c14,
4865         0x3063000f, 0x2c620002, 0x1440000b, 0x3c02c000, 0x8f630c14, 0x3c020800,
4866         0x8c421b40, 0x3063000f, 0x24420001, 0x3c010800, 0xac221b40, 0x2c620002,
4867         0x1040fff7, 0x3c02c000, 0x00e21825, 0xaf635c5c, 0x8f625c50, 0x30420002,
4868         0x10400014, 0x00000000, 0x0a000147, 0x00000000, 0x3c030800, 0x8c631b80,
4869         0x3c040800, 0x94841b94, 0x01221025, 0x3c010800, 0xa42223da, 0x24020001,
4870         0x3c010800, 0xac221bb8, 0x24630001, 0x0085202a, 0x3c010800, 0x10800003,
4871         0xac231b80, 0x3c010800, 0xa4251b94, 0x3c060800, 0x24c61b9c, 0x8cc20000,
4872         0x24420001, 0xacc20000, 0x28420080, 0x14400005, 0x00000000, 0x0e000656,
4873         0x24040002, 0x0a0001e6, 0x00000000, 0x3c020800, 0x8c421bb8, 0x10400078,
4874         0x24020001, 0x3c050800, 0x90a51b98, 0x14a20072, 0x00000000, 0x3c150800,
4875         0x96b51b96, 0x3c040800, 0x8c841bac, 0x32a3ffff, 0x0083102a, 0x1440006c,
4876         0x00000000, 0x14830003, 0x00000000, 0x3c010800, 0xac2523f0, 0x1060005c,
4877         0x00009021, 0x24d60004, 0x0060a021, 0x24d30014, 0x8ec20000, 0x00028100,
4878         0x3c110800, 0x02308821, 0x0e000625, 0x8e311bc8, 0x00402821, 0x10a00054,
4879         0x00000000, 0x9628000a, 0x31020040, 0x10400005, 0x2407180c, 0x8e22000c,
4880         0x2407188c, 0x00021400, 0xaca20018, 0x3c030800, 0x00701821, 0x8c631bd0,
4881         0x3c020800, 0x00501021, 0x8c421bd4, 0x00031d00, 0x00021400, 0x00621825,
4882         0xaca30014, 0x8ec30004, 0x96220008, 0x00432023, 0x3242ffff, 0x3083ffff,
4883         0x00431021, 0x0282102a, 0x14400002, 0x02b23023, 0x00803021, 0x8e620000,
4884         0x30c4ffff, 0x00441021, 0xae620000, 0x8e220000, 0xaca20000, 0x8e220004,
4885         0x8e63fff4, 0x00431021, 0xaca20004, 0xa4a6000e, 0x8e62fff4, 0x00441021,
4886         0xae62fff4, 0x96230008, 0x0043102a, 0x14400005, 0x02469021, 0x8e62fff0,
4887         0xae60fff4, 0x24420001, 0xae62fff0, 0xaca00008, 0x3242ffff, 0x14540008,
4888         0x24020305, 0x31020080, 0x54400001, 0x34e70010, 0x24020905, 0xa4a2000c,
4889         0x0a0001cb, 0x34e70020, 0xa4a2000c, 0x3c020800, 0x8c4223f0, 0x10400003,
4890         0x3c024b65, 0x0a0001d3, 0x34427654, 0x3c02b49a, 0x344289ab, 0xaca2001c,
4891         0x30e2ffff, 0xaca20010, 0x0e0005a2, 0x00a02021, 0x3242ffff, 0x0054102b,
4892         0x1440ffa9, 0x00000000, 0x24020002, 0x3c010800, 0x0a0001e6, 0xa0221b98,
4893         0x8ec2083c, 0x24420001, 0x0a0001e6, 0xaec2083c, 0x0e0004c0, 0x00000000,
4894         0x8fbf002c, 0x8fb60028, 0x8fb50024, 0x8fb40020, 0x8fb3001c, 0x8fb20018,
4895         0x8fb10014, 0x8fb00010, 0x03e00008, 0x27bd0030, 0x27bdffd0, 0xafbf0028,
4896         0xafb30024, 0xafb20020, 0xafb1001c, 0xafb00018, 0x8f725c9c, 0x3c0200ff,
4897         0x3442fff8, 0x3c070800, 0x24e71bb4, 0x02428824, 0x9623000e, 0x8ce20000,
4898         0x00431021, 0xace20000, 0x8e220010, 0x30420020, 0x14400011, 0x00809821,
4899         0x0e00063b, 0x02202021, 0x3c02c000, 0x02421825, 0xaf635c9c, 0x8f625c90,
4900         0x30420002, 0x1040011e, 0x00000000, 0xaf635c9c, 0x8f625c90, 0x30420002,
4901         0x10400119, 0x00000000, 0x0a00020d, 0x00000000, 0x8e240008, 0x8e230014,
4902         0x00041402, 0x000231c0, 0x00031502, 0x304201ff, 0x2442ffff, 0x3042007f,
4903         0x00031942, 0x30637800, 0x00021100, 0x24424000, 0x00624821, 0x9522000a,
4904         0x3084ffff, 0x30420008, 0x104000b0, 0x000429c0, 0x3c020800, 0x8c422400,
4905         0x14400024, 0x24c50008, 0x94c20014, 0x3c010800, 0xa42223d0, 0x8cc40010,
4906         0x00041402, 0x3c010800, 0xa42223d2, 0x3c010800, 0xa42423d4, 0x94c2000e,
4907         0x3083ffff, 0x00431023, 0x3c010800, 0xac222408, 0x94c2001a, 0x3c010800,
4908         0xac262400, 0x3c010800, 0xac322404, 0x3c010800, 0xac2223fc, 0x3c02c000,
4909         0x02421825, 0xaf635c9c, 0x8f625c90, 0x30420002, 0x104000e5, 0x00000000,
4910         0xaf635c9c, 0x8f625c90, 0x30420002, 0x104000e0, 0x00000000, 0x0a000246,
4911         0x00000000, 0x94c2000e, 0x3c030800, 0x946323d4, 0x00434023, 0x3103ffff,
4912         0x2c620008, 0x1040001c, 0x00000000, 0x94c20014, 0x24420028, 0x00a22821,
4913         0x00031042, 0x1840000b, 0x00002021, 0x24e60848, 0x00403821, 0x94a30000,
4914         0x8cc20000, 0x24840001, 0x00431021, 0xacc20000, 0x0087102a, 0x1440fff9,
4915         0x24a50002, 0x31020001, 0x1040001f, 0x3c024000, 0x3c040800, 0x248423fc,
4916         0xa0a00001, 0x94a30000, 0x8c820000, 0x00431021, 0x0a000285, 0xac820000,
4917         0x8f626800, 0x3c030010, 0x00431024, 0x10400009, 0x00000000, 0x94c2001a,
4918         0x3c030800, 0x8c6323fc, 0x00431021, 0x3c010800, 0xac2223fc, 0x0a000286,
4919         0x3c024000, 0x94c2001a, 0x94c4001c, 0x3c030800, 0x8c6323fc, 0x00441023,
4920         0x00621821, 0x3c010800, 0xac2323fc, 0x3c024000, 0x02421825, 0xaf635c9c,
4921         0x8f625c90, 0x30420002, 0x1440fffc, 0x00000000, 0x9522000a, 0x30420010,
4922         0x1040009b, 0x00000000, 0x3c030800, 0x946323d4, 0x3c070800, 0x24e72400,
4923         0x8ce40000, 0x8f626800, 0x24630030, 0x00832821, 0x3c030010, 0x00431024,
4924         0x1440000a, 0x00000000, 0x94a20004, 0x3c040800, 0x8c842408, 0x3c030800,
4925         0x8c6323fc, 0x00441023, 0x00621821, 0x3c010800, 0xac2323fc, 0x3c040800,
4926         0x8c8423fc, 0x00041c02, 0x3082ffff, 0x00622021, 0x00041402, 0x00822021,
4927         0x00041027, 0xa4a20006, 0x3c030800, 0x8c632404, 0x3c0200ff, 0x3442fff8,
4928         0x00628824, 0x96220008, 0x24050001, 0x24034000, 0x000231c0, 0x00801021,
4929         0xa4c2001a, 0xa4c0001c, 0xace00000, 0x3c010800, 0xac251b60, 0xaf635cb8,
4930         0x8f625cb0, 0x30420002, 0x10400003, 0x00000000, 0x3c010800, 0xac201b60,
4931         0x8e220008, 0xaf625cb8, 0x8f625cb0, 0x30420002, 0x10400003, 0x00000000,
4932         0x3c010800, 0xac201b60, 0x3c020800, 0x8c421b60, 0x1040ffec, 0x00000000,
4933         0x3c040800, 0x0e00063b, 0x8c842404, 0x0a00032a, 0x00000000, 0x3c030800,
4934         0x90631b98, 0x24020002, 0x14620003, 0x3c034b65, 0x0a0002e1, 0x00008021,
4935         0x8e22001c, 0x34637654, 0x10430002, 0x24100002, 0x24100001, 0x00c02021,
4936         0x0e000350, 0x02003021, 0x24020003, 0x3c010800, 0xa0221b98, 0x24020002,
4937         0x1202000a, 0x24020001, 0x3c030800, 0x8c6323f0, 0x10620006, 0x00000000,
4938         0x3c020800, 0x944223d8, 0x00021400, 0x0a00031f, 0xae220014, 0x3c040800,
4939         0x248423da, 0x94820000, 0x00021400, 0xae220014, 0x3c020800, 0x8c421bbc,
4940         0x3c03c000, 0x3c010800, 0xa0201b98, 0x00431025, 0xaf625c5c, 0x8f625c50,
4941         0x30420002, 0x10400009, 0x00000000, 0x2484f7e2, 0x8c820000, 0x00431025,
4942         0xaf625c5c, 0x8f625c50, 0x30420002, 0x1440fffa, 0x00000000, 0x3c020800,
4943         0x24421b84, 0x8c430000, 0x24630001, 0xac430000, 0x8f630c14, 0x3063000f,
4944         0x2c620002, 0x1440000c, 0x3c024000, 0x8f630c14, 0x3c020800, 0x8c421b40,
4945         0x3063000f, 0x24420001, 0x3c010800, 0xac221b40, 0x2c620002, 0x1040fff7,
4946         0x00000000, 0x3c024000, 0x02421825, 0xaf635c9c, 0x8f625c90, 0x30420002,
4947         0x1440fffc, 0x00000000, 0x12600003, 0x00000000, 0x0e0004c0, 0x00000000,
4948         0x8fbf0028, 0x8fb30024, 0x8fb20020, 0x8fb1001c, 0x8fb00018, 0x03e00008,
4949         0x27bd0030, 0x8f634450, 0x3c040800, 0x24841b88, 0x8c820000, 0x00031c02,
4950         0x0043102b, 0x14400007, 0x3c038000, 0x8c840004, 0x8f624450, 0x00021c02,
4951         0x0083102b, 0x1040fffc, 0x3c038000, 0xaf634444, 0x8f624444, 0x00431024,
4952         0x1440fffd, 0x00000000, 0x8f624448, 0x03e00008, 0x3042ffff, 0x3c024000,
4953         0x00822025, 0xaf645c38, 0x8f625c30, 0x30420002, 0x1440fffc, 0x00000000,
4954         0x03e00008, 0x00000000, 0x27bdffe0, 0x00805821, 0x14c00011, 0x256e0008,
4955         0x3c020800, 0x8c4223f4, 0x10400007, 0x24020016, 0x3c010800, 0xa42223d2,
4956         0x2402002a, 0x3c010800, 0x0a000364, 0xa42223d4, 0x8d670010, 0x00071402,
4957         0x3c010800, 0xa42223d2, 0x3c010800, 0xa42723d4, 0x3c040800, 0x948423d4,
4958         0x3c030800, 0x946323d2, 0x95cf0006, 0x3c020800, 0x944223d0, 0x00832023,
4959         0x01e2c023, 0x3065ffff, 0x24a20028, 0x01c24821, 0x3082ffff, 0x14c0001a,
4960         0x01226021, 0x9582000c, 0x3042003f, 0x3c010800, 0xa42223d6, 0x95820004,
4961         0x95830006, 0x3c010800, 0xac2023e4, 0x3c010800, 0xac2023e8, 0x00021400,
4962         0x00431025, 0x3c010800, 0xac221bc0, 0x95220004, 0x3c010800, 0xa4221bc4,
4963         0x95230002, 0x01e51023, 0x0043102a, 0x10400010, 0x24020001, 0x3c010800,
4964         0x0a000398, 0xac2223f8, 0x3c030800, 0x8c6323e8, 0x3c020800, 0x94421bc4,
4965         0x00431021, 0xa5220004, 0x3c020800, 0x94421bc0, 0xa5820004, 0x3c020800,
4966         0x8c421bc0, 0xa5820006, 0x3c020800, 0x8c4223f0, 0x3c0d0800, 0x8dad23e4,
4967         0x3c0a0800, 0x144000e5, 0x8d4a23e8, 0x3c020800, 0x94421bc4, 0x004a1821,
4968         0x3063ffff, 0x0062182b, 0x24020002, 0x10c2000d, 0x01435023, 0x3c020800,
4969         0x944223d6, 0x30420009, 0x10400008, 0x00000000, 0x9582000c, 0x3042fff6,
4970         0xa582000c, 0x3c020800, 0x944223d6, 0x30420009, 0x01a26823, 0x3c020800,
4971         0x8c4223f8, 0x1040004a, 0x01203821, 0x3c020800, 0x944223d2, 0x00004021,
4972         0xa520000a, 0x01e21023, 0xa5220002, 0x3082ffff, 0x00021042, 0x18400008,
4973         0x00003021, 0x00401821, 0x94e20000, 0x25080001, 0x00c23021, 0x0103102a,
4974         0x1440fffb, 0x24e70002, 0x00061c02, 0x30c2ffff, 0x00623021, 0x00061402,
4975         0x00c23021, 0x00c02821, 0x00061027, 0xa522000a, 0x00003021, 0x2527000c,
4976         0x00004021, 0x94e20000, 0x25080001, 0x00c23021, 0x2d020004, 0x1440fffb,
4977         0x24e70002, 0x95220002, 0x00004021, 0x91230009, 0x00442023, 0x01803821,
4978         0x3082ffff, 0xa4e00010, 0x00621821, 0x00021042, 0x18400010, 0x00c33021,
4979         0x00404821, 0x94e20000, 0x24e70002, 0x00c23021, 0x30e2007f, 0x14400006,
4980         0x25080001, 0x8d630000, 0x3c02007f, 0x3442ff80, 0x00625824, 0x25670008,
4981         0x0109102a, 0x1440fff3, 0x00000000, 0x30820001, 0x10400005, 0x00061c02,
4982         0xa0e00001, 0x94e20000, 0x00c23021, 0x00061c02, 0x30c2ffff, 0x00623021,
4983         0x00061402, 0x00c23021, 0x0a00047d, 0x30c6ffff, 0x24020002, 0x14c20081,
4984         0x00000000, 0x3c020800, 0x8c42240c, 0x14400007, 0x00000000, 0x3c020800,
4985         0x944223d2, 0x95230002, 0x01e21023, 0x10620077, 0x00000000, 0x3c020800,
4986         0x944223d2, 0x01e21023, 0xa5220002, 0x3c020800, 0x8c42240c, 0x1040001a,
4987         0x31e3ffff, 0x8dc70010, 0x3c020800, 0x94421b96, 0x00e04021, 0x00072c02,
4988         0x00aa2021, 0x00431023, 0x00823823, 0x00072402, 0x30e2ffff, 0x00823821,
4989         0x00071027, 0xa522000a, 0x3102ffff, 0x3c040800, 0x948423d4, 0x00453023,
4990         0x00e02821, 0x00641823, 0x006d1821, 0x00c33021, 0x00061c02, 0x30c2ffff,
4991         0x0a00047d, 0x00623021, 0x01203821, 0x00004021, 0x3082ffff, 0x00021042,
4992         0x18400008, 0x00003021, 0x00401821, 0x94e20000, 0x25080001, 0x00c23021,
4993         0x0103102a, 0x1440fffb, 0x24e70002, 0x00061c02, 0x30c2ffff, 0x00623021,
4994         0x00061402, 0x00c23021, 0x00c02821, 0x00061027, 0xa522000a, 0x00003021,
4995         0x2527000c, 0x00004021, 0x94e20000, 0x25080001, 0x00c23021, 0x2d020004,
4996         0x1440fffb, 0x24e70002, 0x95220002, 0x00004021, 0x91230009, 0x00442023,
4997         0x01803821, 0x3082ffff, 0xa4e00010, 0x3c040800, 0x948423d4, 0x00621821,
4998         0x00c33021, 0x00061c02, 0x30c2ffff, 0x00623021, 0x00061c02, 0x3c020800,
4999         0x944223d0, 0x00c34821, 0x00441023, 0x00021fc2, 0x00431021, 0x00021043,
5000         0x18400010, 0x00003021, 0x00402021, 0x94e20000, 0x24e70002, 0x00c23021,
5001         0x30e2007f, 0x14400006, 0x25080001, 0x8d630000, 0x3c02007f, 0x3442ff80,
5002         0x00625824, 0x25670008, 0x0104102a, 0x1440fff3, 0x00000000, 0x3c020800,
5003         0x944223ec, 0x00c23021, 0x3122ffff, 0x00c23021, 0x00061c02, 0x30c2ffff,
5004         0x00623021, 0x00061402, 0x00c23021, 0x00c04021, 0x00061027, 0xa5820010,
5005         0xadc00014, 0x0a00049d, 0xadc00000, 0x8dc70010, 0x00e04021, 0x11400007,
5006         0x00072c02, 0x00aa3021, 0x00061402, 0x30c3ffff, 0x00433021, 0x00061402,
5007         0x00c22821, 0x00051027, 0xa522000a, 0x3c030800, 0x946323d4, 0x3102ffff,
5008         0x01e21021, 0x00433023, 0x00cd3021, 0x00061c02, 0x30c2ffff, 0x00623021,
5009         0x00061402, 0x00c23021, 0x00c04021, 0x00061027, 0xa5820010, 0x3102ffff,
5010         0x00051c00, 0x00431025, 0xadc20010, 0x3c020800, 0x8c4223f4, 0x10400005,
5011         0x2de205eb, 0x14400002, 0x25e2fff2, 0x34028870, 0xa5c20034, 0x3c030800,
5012         0x246323e8, 0x8c620000, 0x24420001, 0xac620000, 0x3c040800, 0x8c8423e4,
5013         0x3c020800, 0x8c421bc0, 0x3303ffff, 0x00832021, 0x00431821, 0x0062102b,
5014         0x3c010800, 0xac2423e4, 0x10400003, 0x2482ffff, 0x3c010800, 0xac2223e4,
5015         0x3c010800, 0xac231bc0, 0x03e00008, 0x27bd0020, 0x27bdffb8, 0x3c050800,
5016         0x24a51b96, 0xafbf0044, 0xafbe0040, 0xafb7003c, 0xafb60038, 0xafb50034,
5017         0xafb40030, 0xafb3002c, 0xafb20028, 0xafb10024, 0xafb00020, 0x94a90000,
5018         0x3c020800, 0x944223d0, 0x3c030800, 0x8c631bb0, 0x3c040800, 0x8c841bac,
5019         0x01221023, 0x0064182a, 0xa7a9001e, 0x106000be, 0xa7a20016, 0x24be0022,
5020         0x97b6001e, 0x24b3001a, 0x24b70016, 0x8fc20000, 0x14400008, 0x00000000,
5021         0x8fc2fff8, 0x97a30016, 0x8fc4fff4, 0x00431021, 0x0082202a, 0x148000b0,
5022         0x00000000, 0x97d50818, 0x32a2ffff, 0x104000a3, 0x00009021, 0x0040a021,
5023         0x00008821, 0x0e000625, 0x00000000, 0x00403021, 0x14c00007, 0x00000000,
5024         0x3c020800, 0x8c4223dc, 0x24420001, 0x3c010800, 0x0a000596, 0xac2223dc,
5025         0x3c100800, 0x02118021, 0x8e101bc8, 0x9608000a, 0x31020040, 0x10400005,
5026         0x2407180c, 0x8e02000c, 0x2407188c, 0x00021400, 0xacc20018, 0x31020080,
5027         0x54400001, 0x34e70010, 0x3c020800, 0x00511021, 0x8c421bd0, 0x3c030800,
5028         0x00711821, 0x8c631bd4, 0x00021500, 0x00031c00, 0x00431025, 0xacc20014,
5029         0x96040008, 0x3242ffff, 0x00821021, 0x0282102a, 0x14400002, 0x02b22823,
5030         0x00802821, 0x8e020000, 0x02459021, 0xacc20000, 0x8e020004, 0x00c02021,
5031         0x26310010, 0xac820004, 0x30e2ffff, 0xac800008, 0xa485000e, 0xac820010,
5032         0x24020305, 0x0e0005a2, 0xa482000c, 0x3242ffff, 0x0054102b, 0x1440ffc5,
5033         0x3242ffff, 0x0a00058e, 0x00000000, 0x8e620000, 0x8e63fffc, 0x0043102a,
5034         0x10400067, 0x00000000, 0x8e62fff0, 0x00028900, 0x3c100800, 0x02118021,
5035         0x0e000625, 0x8e101bc8, 0x00403021, 0x14c00005, 0x00000000, 0x8e62082c,
5036         0x24420001, 0x0a000596, 0xae62082c, 0x9608000a, 0x31020040, 0x10400005,
5037         0x2407180c, 0x8e02000c, 0x2407188c, 0x00021400, 0xacc20018, 0x3c020800,
5038         0x00511021, 0x8c421bd0, 0x3c030800, 0x00711821, 0x8c631bd4, 0x00021500,
5039         0x00031c00, 0x00431025, 0xacc20014, 0x8e63fff4, 0x96020008, 0x00432023,
5040         0x3242ffff, 0x3083ffff, 0x00431021, 0x02c2102a, 0x10400003, 0x00802821,
5041         0x97a9001e, 0x01322823, 0x8e620000, 0x30a4ffff, 0x00441021, 0xae620000,
5042         0xa4c5000e, 0x8e020000, 0xacc20000, 0x8e020004, 0x8e63fff4, 0x00431021,
5043         0xacc20004, 0x8e63fff4, 0x96020008, 0x00641821, 0x0062102a, 0x14400006,
5044         0x02459021, 0x8e62fff0, 0xae60fff4, 0x24420001, 0x0a000571, 0xae62fff0,
5045         0xae63fff4, 0xacc00008, 0x3242ffff, 0x10560003, 0x31020004, 0x10400006,
5046         0x24020305, 0x31020080, 0x54400001, 0x34e70010, 0x34e70020, 0x24020905,
5047         0xa4c2000c, 0x8ee30000, 0x8ee20004, 0x14620007, 0x3c02b49a, 0x8ee20860,
5048         0x54400001, 0x34e70400, 0x3c024b65, 0x0a000588, 0x34427654, 0x344289ab,
5049         0xacc2001c, 0x30e2ffff, 0xacc20010, 0x0e0005a2, 0x00c02021, 0x3242ffff,
5050         0x0056102b, 0x1440ff9b, 0x00000000, 0x8e620000, 0x8e63fffc, 0x0043102a,
5051         0x1440ff48, 0x00000000, 0x8fbf0044, 0x8fbe0040, 0x8fb7003c, 0x8fb60038,
5052         0x8fb50034, 0x8fb40030, 0x8fb3002c, 0x8fb20028, 0x8fb10024, 0x8fb00020,
5053         0x03e00008, 0x27bd0048, 0x27bdffe8, 0xafbf0014, 0xafb00010, 0x8f624450,
5054         0x8f634410, 0x0a0005b1, 0x00808021, 0x8f626820, 0x30422000, 0x10400003,
5055         0x00000000, 0x0e0001f0, 0x00002021, 0x8f624450, 0x8f634410, 0x3042ffff,
5056         0x0043102b, 0x1440fff5, 0x00000000, 0x8f630c14, 0x3063000f, 0x2c620002,
5057         0x1440000b, 0x00000000, 0x8f630c14, 0x3c020800, 0x8c421b40, 0x3063000f,
5058         0x24420001, 0x3c010800, 0xac221b40, 0x2c620002, 0x1040fff7, 0x00000000,
5059         0xaf705c18, 0x8f625c10, 0x30420002, 0x10400009, 0x00000000, 0x8f626820,
5060         0x30422000, 0x1040fff8, 0x00000000, 0x0e0001f0, 0x00002021, 0x0a0005c4,
5061         0x00000000, 0x8fbf0014, 0x8fb00010, 0x03e00008, 0x27bd0018, 0x00000000,
5062         0x00000000, 0x00000000, 0x27bdffe8, 0x3c1bc000, 0xafbf0014, 0xafb00010,
5063         0xaf60680c, 0x8f626804, 0x34420082, 0xaf626804, 0x8f634000, 0x24020b50,
5064         0x3c010800, 0xac221b54, 0x24020b78, 0x3c010800, 0xac221b64, 0x34630002,
5065         0xaf634000, 0x0e000605, 0x00808021, 0x3c010800, 0xa0221b68, 0x304200ff,
5066         0x24030002, 0x14430005, 0x00000000, 0x3c020800, 0x8c421b54, 0x0a0005f8,
5067         0xac5000c0, 0x3c020800, 0x8c421b54, 0xac5000bc, 0x8f624434, 0x8f634438,
5068         0x8f644410, 0x3c010800, 0xac221b5c, 0x3c010800, 0xac231b6c, 0x3c010800,
5069         0xac241b58, 0x8fbf0014, 0x8fb00010, 0x03e00008, 0x27bd0018, 0x3c040800,
5070         0x8c870000, 0x3c03aa55, 0x3463aa55, 0x3c06c003, 0xac830000, 0x8cc20000,
5071         0x14430007, 0x24050002, 0x3c0355aa, 0x346355aa, 0xac830000, 0x8cc20000,
5072         0x50430001, 0x24050001, 0x3c020800, 0xac470000, 0x03e00008, 0x00a01021,
5073         0x27bdfff8, 0x18800009, 0x00002821, 0x8f63680c, 0x8f62680c, 0x1043fffe,
5074         0x00000000, 0x24a50001, 0x00a4102a, 0x1440fff9, 0x00000000, 0x03e00008,
5075         0x27bd0008, 0x8f634450, 0x3c020800, 0x8c421b5c, 0x00031c02, 0x0043102b,
5076         0x14400008, 0x3c038000, 0x3c040800, 0x8c841b6c, 0x8f624450, 0x00021c02,
5077         0x0083102b, 0x1040fffc, 0x3c038000, 0xaf634444, 0x8f624444, 0x00431024,
5078         0x1440fffd, 0x00000000, 0x8f624448, 0x03e00008, 0x3042ffff, 0x3082ffff,
5079         0x2442e000, 0x2c422001, 0x14400003, 0x3c024000, 0x0a000648, 0x2402ffff,
5080         0x00822025, 0xaf645c38, 0x8f625c30, 0x30420002, 0x1440fffc, 0x00001021,
5081         0x03e00008, 0x00000000, 0x8f624450, 0x3c030800, 0x8c631b58, 0x0a000651,
5082         0x3042ffff, 0x8f624450, 0x3042ffff, 0x0043102b, 0x1440fffc, 0x00000000,
5083         0x03e00008, 0x00000000, 0x27bdffe0, 0x00802821, 0x3c040800, 0x24841af0,
5084         0x00003021, 0x00003821, 0xafbf0018, 0xafa00010, 0x0e00067c, 0xafa00014,
5085         0x0a000660, 0x00000000, 0x8fbf0018, 0x03e00008, 0x27bd0020, 0x00000000,
5086         0x00000000, 0x00000000, 0x3c020800, 0x34423000, 0x3c030800, 0x34633000,
5087         0x3c040800, 0x348437ff, 0x3c010800, 0xac221b74, 0x24020040, 0x3c010800,
5088         0xac221b78, 0x3c010800, 0xac201b70, 0xac600000, 0x24630004, 0x0083102b,
5089         0x5040fffd, 0xac600000, 0x03e00008, 0x00000000, 0x00804821, 0x8faa0010,
5090         0x3c020800, 0x8c421b70, 0x3c040800, 0x8c841b78, 0x8fab0014, 0x24430001,
5091         0x0044102b, 0x3c010800, 0xac231b70, 0x14400003, 0x00004021, 0x3c010800,
5092         0xac201b70, 0x3c020800, 0x8c421b70, 0x3c030800, 0x8c631b74, 0x91240000,
5093         0x00021140, 0x00431021, 0x00481021, 0x25080001, 0xa0440000, 0x29020008,
5094         0x1440fff4, 0x25290001, 0x3c020800, 0x8c421b70, 0x3c030800, 0x8c631b74,
5095         0x8f64680c, 0x00021140, 0x00431021, 0xac440008, 0xac45000c, 0xac460010,
5096         0xac470014, 0xac4a0018, 0x03e00008, 0xac4b001c, 0x00000000, 0x00000000,
5097 };
5098
5099 static u32 tg3TsoFwRodata[] = {
5100         0x4d61696e, 0x43707542, 0x00000000, 0x4d61696e, 0x43707541, 0x00000000,
5101         0x00000000, 0x00000000, 0x73746b6f, 0x66666c64, 0x496e0000, 0x73746b6f,
5102         0x66662a2a, 0x00000000, 0x53774576, 0x656e7430, 0x00000000, 0x00000000,
5103         0x00000000, 0x00000000, 0x66617461, 0x6c457272, 0x00000000, 0x00000000,
5104         0x00000000,
5105 };
5106
5107 static u32 tg3TsoFwData[] = {
5108         0x00000000, 0x73746b6f, 0x66666c64, 0x5f76312e, 0x362e3000, 0x00000000,
5109         0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
5110         0x00000000,
5111 };
5112
5113 /* 5705 needs a special version of the TSO firmware.  */
5114 #define TG3_TSO5_FW_RELEASE_MAJOR       0x1
5115 #define TG3_TSO5_FW_RELASE_MINOR        0x2
5116 #define TG3_TSO5_FW_RELEASE_FIX         0x0
5117 #define TG3_TSO5_FW_START_ADDR          0x00010000
5118 #define TG3_TSO5_FW_TEXT_ADDR           0x00010000
5119 #define TG3_TSO5_FW_TEXT_LEN            0xe90
5120 #define TG3_TSO5_FW_RODATA_ADDR         0x00010e90
5121 #define TG3_TSO5_FW_RODATA_LEN          0x50
5122 #define TG3_TSO5_FW_DATA_ADDR           0x00010f00
5123 #define TG3_TSO5_FW_DATA_LEN            0x20
5124 #define TG3_TSO5_FW_SBSS_ADDR           0x00010f20
5125 #define TG3_TSO5_FW_SBSS_LEN            0x28
5126 #define TG3_TSO5_FW_BSS_ADDR            0x00010f50
5127 #define TG3_TSO5_FW_BSS_LEN             0x88
5128
5129 static u32 tg3Tso5FwText[(TG3_TSO5_FW_TEXT_LEN / 4) + 1] = {
5130         0x0c004003, 0x00000000, 0x00010f04, 0x00000000, 0x10000003, 0x00000000,
5131         0x0000000d, 0x0000000d, 0x3c1d0001, 0x37bde000, 0x03a0f021, 0x3c100001,
5132         0x26100000, 0x0c004010, 0x00000000, 0x0000000d, 0x27bdffe0, 0x3c04fefe,
5133         0xafbf0018, 0x0c0042e8, 0x34840002, 0x0c004364, 0x00000000, 0x3c030001,
5134         0x90630f34, 0x24020002, 0x3c040001, 0x24840e9c, 0x14620003, 0x24050001,
5135         0x3c040001, 0x24840e90, 0x24060002, 0x00003821, 0xafa00010, 0x0c004378,
5136         0xafa00014, 0x0c00402c, 0x00000000, 0x8fbf0018, 0x03e00008, 0x27bd0020,
5137         0x00000000, 0x00000000, 0x27bdffe0, 0xafbf001c, 0xafb20018, 0xafb10014,
5138         0x0c0042d4, 0xafb00010, 0x3c128000, 0x24110001, 0x8f706810, 0x32020400,
5139         0x10400007, 0x00000000, 0x8f641008, 0x00921024, 0x14400003, 0x00000000,
5140         0x0c004064, 0x00000000, 0x3c020001, 0x90420f56, 0x10510003, 0x32020200,
5141         0x1040fff1, 0x00000000, 0x0c0041b4, 0x00000000, 0x08004034, 0x00000000,
5142         0x8fbf001c, 0x8fb20018, 0x8fb10014, 0x8fb00010, 0x03e00008, 0x27bd0020,
5143         0x27bdffe0, 0x3c040001, 0x24840eb0, 0x00002821, 0x00003021, 0x00003821,
5144         0xafbf0018, 0xafa00010, 0x0c004378, 0xafa00014, 0x0000d021, 0x24020130,
5145         0xaf625000, 0x3c010001, 0xa4200f50, 0x3c010001, 0xa0200f57, 0x8fbf0018,
5146         0x03e00008, 0x27bd0020, 0x00000000, 0x00000000, 0x3c030001, 0x24630f60,
5147         0x90620000, 0x27bdfff0, 0x14400003, 0x0080c021, 0x08004073, 0x00004821,
5148         0x3c022000, 0x03021024, 0x10400003, 0x24090002, 0x08004073, 0xa0600000,
5149         0x24090001, 0x00181040, 0x30431f80, 0x346f8008, 0x1520004b, 0x25eb0028,
5150         0x3c040001, 0x00832021, 0x8c848010, 0x3c050001, 0x24a50f7a, 0x00041402,
5151         0xa0a20000, 0x3c010001, 0xa0240f7b, 0x3c020001, 0x00431021, 0x94428014,
5152         0x3c010001, 0xa0220f7c, 0x3c0c0001, 0x01836021, 0x8d8c8018, 0x304200ff,
5153         0x24420008, 0x000220c3, 0x24020001, 0x3c010001, 0xa0220f60, 0x0124102b,
5154         0x1040000c, 0x00003821, 0x24a6000e, 0x01602821, 0x8ca20000, 0x8ca30004,
5155         0x24a50008, 0x24e70001, 0xacc20000, 0xacc30004, 0x00e4102b, 0x1440fff8,
5156         0x24c60008, 0x00003821, 0x3c080001, 0x25080f7b, 0x91060000, 0x3c020001,
5157         0x90420f7c, 0x2503000d, 0x00c32821, 0x00461023, 0x00021fc2, 0x00431021,
5158         0x00021043, 0x1840000c, 0x00002021, 0x91020001, 0x00461023, 0x00021fc2,
5159         0x00431021, 0x00021843, 0x94a20000, 0x24e70001, 0x00822021, 0x00e3102a,
5160         0x1440fffb, 0x24a50002, 0x00041c02, 0x3082ffff, 0x00622021, 0x00041402,
5161         0x00822021, 0x3c02ffff, 0x01821024, 0x3083ffff, 0x00431025, 0x3c010001,
5162         0x080040fa, 0xac220f80, 0x3c050001, 0x24a50f7c, 0x90a20000, 0x3c0c0001,
5163         0x01836021, 0x8d8c8018, 0x000220c2, 0x1080000e, 0x00003821, 0x01603021,
5164         0x24a5000c, 0x8ca20000, 0x8ca30004, 0x24a50008, 0x24e70001, 0xacc20000,
5165         0xacc30004, 0x00e4102b, 0x1440fff8, 0x24c60008, 0x3c050001, 0x24a50f7c,
5166         0x90a20000, 0x30430007, 0x24020004, 0x10620011, 0x28620005, 0x10400005,
5167         0x24020002, 0x10620008, 0x000710c0, 0x080040fa, 0x00000000, 0x24020006,
5168         0x1062000e, 0x000710c0, 0x080040fa, 0x00000000, 0x00a21821, 0x9463000c,
5169         0x004b1021, 0x080040fa, 0xa4430000, 0x000710c0, 0x00a21821, 0x8c63000c,
5170         0x004b1021, 0x080040fa, 0xac430000, 0x00a21821, 0x8c63000c, 0x004b2021,
5171         0x00a21021, 0xac830000, 0x94420010, 0xa4820004, 0x95e70006, 0x3c020001,
5172         0x90420f7c, 0x3c030001, 0x90630f7a, 0x00e2c823, 0x3c020001, 0x90420f7b,
5173         0x24630028, 0x01e34021, 0x24420028, 0x15200012, 0x01e23021, 0x94c2000c,
5174         0x3c010001, 0xa4220f78, 0x94c20004, 0x94c30006, 0x3c010001, 0xa4200f76,
5175         0x3c010001, 0xa4200f72, 0x00021400, 0x00431025, 0x3c010001, 0xac220f6c,
5176         0x95020004, 0x3c010001, 0x08004124, 0xa4220f70, 0x3c020001, 0x94420f70,
5177         0x3c030001, 0x94630f72, 0x00431021, 0xa5020004, 0x3c020001, 0x94420f6c,
5178         0xa4c20004, 0x3c020001, 0x8c420f6c, 0xa4c20006, 0x3c040001, 0x94840f72,
5179         0x3c020001, 0x94420f70, 0x3c0a0001, 0x954a0f76, 0x00441821, 0x3063ffff,
5180         0x0062182a, 0x24020002, 0x1122000b, 0x00832023, 0x3c030001, 0x94630f78,
5181         0x30620009, 0x10400006, 0x3062fff6, 0xa4c2000c, 0x3c020001, 0x94420f78,
5182         0x30420009, 0x01425023, 0x24020001, 0x1122001b, 0x29220002, 0x50400005,
5183         0x24020002, 0x11200007, 0x31a2ffff, 0x08004197, 0x00000000, 0x1122001d,
5184         0x24020016, 0x08004197, 0x31a2ffff, 0x3c0e0001, 0x95ce0f80, 0x10800005,
5185         0x01806821, 0x01c42021, 0x00041c02, 0x3082ffff, 0x00627021, 0x000e1027,
5186         0xa502000a, 0x3c030001, 0x90630f7b, 0x31a2ffff, 0x00e21021, 0x0800418d,
5187         0x00432023, 0x3c020001, 0x94420f80, 0x00442021, 0x00041c02, 0x3082ffff,
5188         0x00622021, 0x00807021, 0x00041027, 0x08004185, 0xa502000a, 0x3c050001,
5189         0x24a50f7a, 0x90a30000, 0x14620002, 0x24e2fff2, 0xa5e20034, 0x90a20000,
5190         0x00e21023, 0xa5020002, 0x3c030001, 0x94630f80, 0x3c020001, 0x94420f5a,
5191         0x30e5ffff, 0x00641821, 0x00451023, 0x00622023, 0x00041c02, 0x3082ffff,
5192         0x00622021, 0x00041027, 0xa502000a, 0x3c030001, 0x90630f7c, 0x24620001,
5193         0x14a20005, 0x00807021, 0x01631021, 0x90420000, 0x08004185, 0x00026200,
5194         0x24620002, 0x14a20003, 0x306200fe, 0x004b1021, 0x944c0000, 0x3c020001,
5195         0x94420f82, 0x3183ffff, 0x3c040001, 0x90840f7b, 0x00431021, 0x00e21021,
5196         0x00442023, 0x008a2021, 0x00041c02, 0x3082ffff, 0x00622021, 0x00041402,
5197         0x00822021, 0x00806821, 0x00041027, 0xa4c20010, 0x31a2ffff, 0x000e1c00,
5198         0x00431025, 0x3c040001, 0x24840f72, 0xade20010, 0x94820000, 0x3c050001,
5199         0x94a50f76, 0x3c030001, 0x8c630f6c, 0x24420001, 0x00b92821, 0xa4820000,
5200         0x3322ffff, 0x00622021, 0x0083182b, 0x3c010001, 0xa4250f76, 0x10600003,
5201         0x24a2ffff, 0x3c010001, 0xa4220f76, 0x3c024000, 0x03021025, 0x3c010001,
5202         0xac240f6c, 0xaf621008, 0x03e00008, 0x27bd0010, 0x3c030001, 0x90630f56,
5203         0x27bdffe8, 0x24020001, 0xafbf0014, 0x10620026, 0xafb00010, 0x8f620cf4,
5204         0x2442ffff, 0x3042007f, 0x00021100, 0x8c434000, 0x3c010001, 0xac230f64,
5205         0x8c434008, 0x24444000, 0x8c5c4004, 0x30620040, 0x14400002, 0x24020088,
5206         0x24020008, 0x3c010001, 0xa4220f68, 0x30620004, 0x10400005, 0x24020001,
5207         0x3c010001, 0xa0220f57, 0x080041d5, 0x00031402, 0x3c010001, 0xa0200f57,
5208         0x00031402, 0x3c010001, 0xa4220f54, 0x9483000c, 0x24020001, 0x3c010001,
5209         0xa4200f50, 0x3c010001, 0xa0220f56, 0x3c010001, 0xa4230f62, 0x24020001,
5210         0x1342001e, 0x00000000, 0x13400005, 0x24020003, 0x13420067, 0x00000000,
5211         0x080042cf, 0x00000000, 0x3c020001, 0x94420f62, 0x241a0001, 0x3c010001,
5212         0xa4200f5e, 0x3c010001, 0xa4200f52, 0x304407ff, 0x00021bc2, 0x00031823,
5213         0x3063003e, 0x34630036, 0x00021242, 0x3042003c, 0x00621821, 0x3c010001,
5214         0xa4240f58, 0x00832021, 0x24630030, 0x3c010001, 0xa4240f5a, 0x3c010001,
5215         0xa4230f5c, 0x3c060001, 0x24c60f52, 0x94c50000, 0x94c30002, 0x3c040001,
5216         0x94840f5a, 0x00651021, 0x0044102a, 0x10400013, 0x3c108000, 0x00a31021,
5217         0xa4c20000, 0x3c02a000, 0xaf620cf4, 0x3c010001, 0xa0200f56, 0x8f641008,
5218         0x00901024, 0x14400003, 0x00000000, 0x0c004064, 0x00000000, 0x8f620cf4,
5219         0x00501024, 0x104000b7, 0x00000000, 0x0800420f, 0x00000000, 0x3c030001,
5220         0x94630f50, 0x00851023, 0xa4c40000, 0x00621821, 0x3042ffff, 0x3c010001,
5221         0xa4230f50, 0xaf620ce8, 0x3c020001, 0x94420f68, 0x34420024, 0xaf620cec,
5222         0x94c30002, 0x3c020001, 0x94420f50, 0x14620012, 0x3c028000, 0x3c108000,
5223         0x3c02a000, 0xaf620cf4, 0x3c010001, 0xa0200f56, 0x8f641008, 0x00901024,
5224         0x14400003, 0x00000000, 0x0c004064, 0x00000000, 0x8f620cf4, 0x00501024,
5225         0x1440fff7, 0x00000000, 0x080042cf, 0x241a0003, 0xaf620cf4, 0x3c108000,
5226         0x8f641008, 0x00901024, 0x14400003, 0x00000000, 0x0c004064, 0x00000000,
5227         0x8f620cf4, 0x00501024, 0x1440fff7, 0x00000000, 0x080042cf, 0x241a0003,
5228         0x3c070001, 0x24e70f50, 0x94e20000, 0x03821021, 0xaf620ce0, 0x3c020001,
5229         0x8c420f64, 0xaf620ce4, 0x3c050001, 0x94a50f54, 0x94e30000, 0x3c040001,
5230         0x94840f58, 0x3c020001, 0x94420f5e, 0x00a32823, 0x00822023, 0x30a6ffff,
5231         0x3083ffff, 0x00c3102b, 0x14400043, 0x00000000, 0x3c020001, 0x94420f5c,
5232         0x00021400, 0x00621025, 0xaf620ce8, 0x94e20000, 0x3c030001, 0x94630f54,
5233         0x00441021, 0xa4e20000, 0x3042ffff, 0x14430021, 0x3c020008, 0x3c020001,
5234         0x90420f57, 0x10400006, 0x3c03000c, 0x3c020001, 0x94420f68, 0x34630624,
5235         0x0800427c, 0x0000d021, 0x3c020001, 0x94420f68, 0x3c030008, 0x34630624,
5236         0x00431025, 0xaf620cec, 0x3c108000, 0x3c02a000, 0xaf620cf4, 0x3c010001,
5237         0xa0200f56, 0x8f641008, 0x00901024, 0x14400003, 0x00000000, 0x0c004064,
5238         0x00000000, 0x8f620cf4, 0x00501024, 0x10400015, 0x00000000, 0x08004283,
5239         0x00000000, 0x3c030001, 0x94630f68, 0x34420624, 0x3c108000, 0x00621825,
5240         0x3c028000, 0xaf630cec, 0xaf620cf4, 0x8f641008, 0x00901024, 0x14400003,
5241         0x00000000, 0x0c004064, 0x00000000, 0x8f620cf4, 0x00501024, 0x1440fff7,
5242         0x00000000, 0x3c010001, 0x080042cf, 0xa4200f5e, 0x3c020001, 0x94420f5c,
5243         0x00021400, 0x00c21025, 0xaf620ce8, 0x3c020001, 0x90420f57, 0x10400009,
5244         0x3c03000c, 0x3c020001, 0x94420f68, 0x34630624, 0x0000d021, 0x00431025,
5245         0xaf620cec, 0x080042c1, 0x3c108000, 0x3c020001, 0x94420f68, 0x3c030008,
5246         0x34630604, 0x00431025, 0xaf620cec, 0x3c020001, 0x94420f5e, 0x00451021,
5247         0x3c010001, 0xa4220f5e, 0x3c108000, 0x3c02a000, 0xaf620cf4, 0x3c010001,
5248         0xa0200f56, 0x8f641008, 0x00901024, 0x14400003, 0x00000000, 0x0c004064,
5249         0x00000000, 0x8f620cf4, 0x00501024, 0x1440fff7, 0x00000000, 0x8fbf0014,
5250         0x8fb00010, 0x03e00008, 0x27bd0018, 0x00000000, 0x27bdffe0, 0x3c040001,
5251         0x24840ec0, 0x00002821, 0x00003021, 0x00003821, 0xafbf0018, 0xafa00010,
5252         0x0c004378, 0xafa00014, 0x0000d021, 0x24020130, 0xaf625000, 0x3c010001,
5253         0xa4200f50, 0x3c010001, 0xa0200f57, 0x8fbf0018, 0x03e00008, 0x27bd0020,
5254         0x27bdffe8, 0x3c1bc000, 0xafbf0014, 0xafb00010, 0xaf60680c, 0x8f626804,
5255         0x34420082, 0xaf626804, 0x8f634000, 0x24020b50, 0x3c010001, 0xac220f20,
5256         0x24020b78, 0x3c010001, 0xac220f30, 0x34630002, 0xaf634000, 0x0c004315,
5257         0x00808021, 0x3c010001, 0xa0220f34, 0x304200ff, 0x24030002, 0x14430005,
5258         0x00000000, 0x3c020001, 0x8c420f20, 0x08004308, 0xac5000c0, 0x3c020001,
5259         0x8c420f20, 0xac5000bc, 0x8f624434, 0x8f634438, 0x8f644410, 0x3c010001,
5260         0xac220f28, 0x3c010001, 0xac230f38, 0x3c010001, 0xac240f24, 0x8fbf0014,
5261         0x8fb00010, 0x03e00008, 0x27bd0018, 0x03e00008, 0x24020001, 0x27bdfff8,
5262         0x18800009, 0x00002821, 0x8f63680c, 0x8f62680c, 0x1043fffe, 0x00000000,
5263         0x24a50001, 0x00a4102a, 0x1440fff9, 0x00000000, 0x03e00008, 0x27bd0008,
5264         0x8f634450, 0x3c020001, 0x8c420f28, 0x00031c02, 0x0043102b, 0x14400008,
5265         0x3c038000, 0x3c040001, 0x8c840f38, 0x8f624450, 0x00021c02, 0x0083102b,
5266         0x1040fffc, 0x3c038000, 0xaf634444, 0x8f624444, 0x00431024, 0x1440fffd,
5267         0x00000000, 0x8f624448, 0x03e00008, 0x3042ffff, 0x3082ffff, 0x2442e000,
5268         0x2c422001, 0x14400003, 0x3c024000, 0x08004347, 0x2402ffff, 0x00822025,
5269         0xaf645c38, 0x8f625c30, 0x30420002, 0x1440fffc, 0x00001021, 0x03e00008,
5270         0x00000000, 0x8f624450, 0x3c030001, 0x8c630f24, 0x08004350, 0x3042ffff,
5271         0x8f624450, 0x3042ffff, 0x0043102b, 0x1440fffc, 0x00000000, 0x03e00008,
5272         0x00000000, 0x27bdffe0, 0x00802821, 0x3c040001, 0x24840ed0, 0x00003021,
5273         0x00003821, 0xafbf0018, 0xafa00010, 0x0c004378, 0xafa00014, 0x0800435f,
5274         0x00000000, 0x8fbf0018, 0x03e00008, 0x27bd0020, 0x3c020001, 0x3442d600,
5275         0x3c030001, 0x3463d600, 0x3c040001, 0x3484ddff, 0x3c010001, 0xac220f40,
5276         0x24020040, 0x3c010001, 0xac220f44, 0x3c010001, 0xac200f3c, 0xac600000,
5277         0x24630004, 0x0083102b, 0x5040fffd, 0xac600000, 0x03e00008, 0x00000000,
5278         0x00804821, 0x8faa0010, 0x3c020001, 0x8c420f3c, 0x3c040001, 0x8c840f44,
5279         0x8fab0014, 0x24430001, 0x0044102b, 0x3c010001, 0xac230f3c, 0x14400003,
5280         0x00004021, 0x3c010001, 0xac200f3c, 0x3c020001, 0x8c420f3c, 0x3c030001,
5281         0x8c630f40, 0x91240000, 0x00021140, 0x00431021, 0x00481021, 0x25080001,
5282         0xa0440000, 0x29020008, 0x1440fff4, 0x25290001, 0x3c020001, 0x8c420f3c,
5283         0x3c030001, 0x8c630f40, 0x8f64680c, 0x00021140, 0x00431021, 0xac440008,
5284         0xac45000c, 0xac460010, 0xac470014, 0xac4a0018, 0x03e00008, 0xac4b001c,
5285         0x00000000, 0x00000000, 0x00000000,
5286 };
5287
5288 static u32 tg3Tso5FwRodata[(TG3_TSO5_FW_RODATA_LEN / 4) + 1] = {
5289         0x4d61696e, 0x43707542, 0x00000000, 0x4d61696e, 0x43707541, 0x00000000,
5290         0x00000000, 0x00000000, 0x73746b6f, 0x66666c64, 0x00000000, 0x00000000,
5291         0x73746b6f, 0x66666c64, 0x00000000, 0x00000000, 0x66617461, 0x6c457272,
5292         0x00000000, 0x00000000, 0x00000000,
5293 };
5294
5295 static u32 tg3Tso5FwData[(TG3_TSO5_FW_DATA_LEN / 4) + 1] = {
5296         0x00000000, 0x73746b6f, 0x66666c64, 0x5f76312e, 0x322e3000, 0x00000000,
5297         0x00000000, 0x00000000, 0x00000000,
5298 };
5299
5300 /* tp->lock is held. */
5301 static int tg3_load_tso_firmware(struct tg3 *tp)
5302 {
5303         struct fw_info info;
5304         unsigned long cpu_base, cpu_scratch_base, cpu_scratch_size;
5305         int err, i;
5306
5307         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO)
5308                 return 0;
5309
5310         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) {
5311                 info.text_base = TG3_TSO5_FW_TEXT_ADDR;
5312                 info.text_len = TG3_TSO5_FW_TEXT_LEN;
5313                 info.text_data = &tg3Tso5FwText[0];
5314                 info.rodata_base = TG3_TSO5_FW_RODATA_ADDR;
5315                 info.rodata_len = TG3_TSO5_FW_RODATA_LEN;
5316                 info.rodata_data = &tg3Tso5FwRodata[0];
5317                 info.data_base = TG3_TSO5_FW_DATA_ADDR;
5318                 info.data_len = TG3_TSO5_FW_DATA_LEN;
5319                 info.data_data = &tg3Tso5FwData[0];
5320                 cpu_base = RX_CPU_BASE;
5321                 cpu_scratch_base = NIC_SRAM_MBUF_POOL_BASE5705;
5322                 cpu_scratch_size = (info.text_len +
5323                                     info.rodata_len +
5324                                     info.data_len +
5325                                     TG3_TSO5_FW_SBSS_LEN +
5326                                     TG3_TSO5_FW_BSS_LEN);
5327         } else {
5328                 info.text_base = TG3_TSO_FW_TEXT_ADDR;
5329                 info.text_len = TG3_TSO_FW_TEXT_LEN;
5330                 info.text_data = &tg3TsoFwText[0];
5331                 info.rodata_base = TG3_TSO_FW_RODATA_ADDR;
5332                 info.rodata_len = TG3_TSO_FW_RODATA_LEN;
5333                 info.rodata_data = &tg3TsoFwRodata[0];
5334                 info.data_base = TG3_TSO_FW_DATA_ADDR;
5335                 info.data_len = TG3_TSO_FW_DATA_LEN;
5336                 info.data_data = &tg3TsoFwData[0];
5337                 cpu_base = TX_CPU_BASE;
5338                 cpu_scratch_base = TX_CPU_SCRATCH_BASE;
5339                 cpu_scratch_size = TX_CPU_SCRATCH_SIZE;
5340         }
5341
5342         err = tg3_load_firmware_cpu(tp, cpu_base,
5343                                     cpu_scratch_base, cpu_scratch_size,
5344                                     &info);
5345         if (err)
5346                 return err;
5347
5348         /* Now startup the cpu. */
5349         tw32(cpu_base + CPU_STATE, 0xffffffff);
5350         tw32_f(cpu_base + CPU_PC,    info.text_base);
5351
5352         for (i = 0; i < 5; i++) {
5353                 if (tr32(cpu_base + CPU_PC) == info.text_base)
5354                         break;
5355                 tw32(cpu_base + CPU_STATE, 0xffffffff);
5356                 tw32(cpu_base + CPU_MODE,  CPU_MODE_HALT);
5357                 tw32_f(cpu_base + CPU_PC,    info.text_base);
5358                 udelay(1000);
5359         }
5360         if (i >= 5) {
5361                 printk(KERN_ERR PFX "tg3_load_tso_firmware fails for %s "
5362                        "to set CPU PC, is %08x should be %08x\n",
5363                        tp->dev->name, tr32(cpu_base + CPU_PC),
5364                        info.text_base);
5365                 return -ENODEV;
5366         }
5367         tw32(cpu_base + CPU_STATE, 0xffffffff);
5368         tw32_f(cpu_base + CPU_MODE,  0x00000000);
5369         return 0;
5370 }
5371
5372 #endif /* TG3_TSO_SUPPORT != 0 */
5373
5374 /* tp->lock is held. */
5375 static void __tg3_set_mac_addr(struct tg3 *tp)
5376 {
5377         u32 addr_high, addr_low;
5378         int i;
5379
5380         addr_high = ((tp->dev->dev_addr[0] << 8) |
5381                      tp->dev->dev_addr[1]);
5382         addr_low = ((tp->dev->dev_addr[2] << 24) |
5383                     (tp->dev->dev_addr[3] << 16) |
5384                     (tp->dev->dev_addr[4] <<  8) |
5385                     (tp->dev->dev_addr[5] <<  0));
5386         for (i = 0; i < 4; i++) {
5387                 tw32(MAC_ADDR_0_HIGH + (i * 8), addr_high);
5388                 tw32(MAC_ADDR_0_LOW + (i * 8), addr_low);
5389         }
5390
5391         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
5392             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) {
5393                 for (i = 0; i < 12; i++) {
5394                         tw32(MAC_EXTADDR_0_HIGH + (i * 8), addr_high);
5395                         tw32(MAC_EXTADDR_0_LOW + (i * 8), addr_low);
5396                 }
5397         }
5398
5399         addr_high = (tp->dev->dev_addr[0] +
5400                      tp->dev->dev_addr[1] +
5401                      tp->dev->dev_addr[2] +
5402                      tp->dev->dev_addr[3] +
5403                      tp->dev->dev_addr[4] +
5404                      tp->dev->dev_addr[5]) &
5405                 TX_BACKOFF_SEED_MASK;
5406         tw32(MAC_TX_BACKOFF_SEED, addr_high);
5407 }
5408
5409 static int tg3_set_mac_addr(struct net_device *dev, void *p)
5410 {
5411         struct tg3 *tp = netdev_priv(dev);
5412         struct sockaddr *addr = p;
5413
5414         memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
5415
5416         spin_lock_bh(&tp->lock);
5417         __tg3_set_mac_addr(tp);
5418         spin_unlock_bh(&tp->lock);
5419
5420         return 0;
5421 }
5422
5423 /* tp->lock is held. */
5424 static void tg3_set_bdinfo(struct tg3 *tp, u32 bdinfo_addr,
5425                            dma_addr_t mapping, u32 maxlen_flags,
5426                            u32 nic_addr)
5427 {
5428         tg3_write_mem(tp,
5429                       (bdinfo_addr + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH),
5430                       ((u64) mapping >> 32));
5431         tg3_write_mem(tp,
5432                       (bdinfo_addr + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW),
5433                       ((u64) mapping & 0xffffffff));
5434         tg3_write_mem(tp,
5435                       (bdinfo_addr + TG3_BDINFO_MAXLEN_FLAGS),
5436                        maxlen_flags);
5437
5438         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
5439                 tg3_write_mem(tp,
5440                               (bdinfo_addr + TG3_BDINFO_NIC_ADDR),
5441                               nic_addr);
5442 }
5443
5444 static void __tg3_set_rx_mode(struct net_device *);
5445 static void __tg3_set_coalesce(struct tg3 *tp, struct ethtool_coalesce *ec)
5446 {
5447         tw32(HOSTCC_RXCOL_TICKS, ec->rx_coalesce_usecs);
5448         tw32(HOSTCC_TXCOL_TICKS, ec->tx_coalesce_usecs);
5449         tw32(HOSTCC_RXMAX_FRAMES, ec->rx_max_coalesced_frames);
5450         tw32(HOSTCC_TXMAX_FRAMES, ec->tx_max_coalesced_frames);
5451         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
5452                 tw32(HOSTCC_RXCOAL_TICK_INT, ec->rx_coalesce_usecs_irq);
5453                 tw32(HOSTCC_TXCOAL_TICK_INT, ec->tx_coalesce_usecs_irq);
5454         }
5455         tw32(HOSTCC_RXCOAL_MAXF_INT, ec->rx_max_coalesced_frames_irq);
5456         tw32(HOSTCC_TXCOAL_MAXF_INT, ec->tx_max_coalesced_frames_irq);
5457         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
5458                 u32 val = ec->stats_block_coalesce_usecs;
5459
5460                 if (!netif_carrier_ok(tp->dev))
5461                         val = 0;
5462
5463                 tw32(HOSTCC_STAT_COAL_TICKS, val);
5464         }
5465 }
5466
5467 /* tp->lock is held. */
5468 static int tg3_reset_hw(struct tg3 *tp)
5469 {
5470         u32 val, rdmac_mode;
5471         int i, err, limit;
5472
5473         tg3_disable_ints(tp);
5474
5475         tg3_stop_fw(tp);
5476
5477         tg3_write_sig_pre_reset(tp, RESET_KIND_INIT);
5478
5479         if (tp->tg3_flags & TG3_FLAG_INIT_COMPLETE) {
5480                 tg3_abort_hw(tp, 1);
5481         }
5482
5483         err = tg3_chip_reset(tp);
5484         if (err)
5485                 return err;
5486
5487         tg3_write_sig_legacy(tp, RESET_KIND_INIT);
5488
5489         /* This works around an issue with Athlon chipsets on
5490          * B3 tigon3 silicon.  This bit has no effect on any
5491          * other revision.  But do not set this on PCI Express
5492          * chips.
5493          */
5494         if (!(tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS))
5495                 tp->pci_clock_ctrl |= CLOCK_CTRL_DELAY_PCI_GRANT;
5496         tw32_f(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl);
5497
5498         if (tp->pci_chip_rev_id == CHIPREV_ID_5704_A0 &&
5499             (tp->tg3_flags & TG3_FLAG_PCIX_MODE)) {
5500                 val = tr32(TG3PCI_PCISTATE);
5501                 val |= PCISTATE_RETRY_SAME_DMA;
5502                 tw32(TG3PCI_PCISTATE, val);
5503         }
5504
5505         if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5704_BX) {
5506                 /* Enable some hw fixes.  */
5507                 val = tr32(TG3PCI_MSI_DATA);
5508                 val |= (1 << 26) | (1 << 28) | (1 << 29);
5509                 tw32(TG3PCI_MSI_DATA, val);
5510         }
5511
5512         /* Descriptor ring init may make accesses to the
5513          * NIC SRAM area to setup the TX descriptors, so we
5514          * can only do this after the hardware has been
5515          * successfully reset.
5516          */
5517         tg3_init_rings(tp);
5518
5519         /* This value is determined during the probe time DMA
5520          * engine test, tg3_test_dma.
5521          */
5522         tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
5523
5524         tp->grc_mode &= ~(GRC_MODE_HOST_SENDBDS |
5525                           GRC_MODE_4X_NIC_SEND_RINGS |
5526                           GRC_MODE_NO_TX_PHDR_CSUM |
5527                           GRC_MODE_NO_RX_PHDR_CSUM);
5528         tp->grc_mode |= GRC_MODE_HOST_SENDBDS;
5529         if (tp->tg3_flags & TG3_FLAG_NO_TX_PSEUDO_CSUM)
5530                 tp->grc_mode |= GRC_MODE_NO_TX_PHDR_CSUM;
5531         if (tp->tg3_flags & TG3_FLAG_NO_RX_PSEUDO_CSUM)
5532                 tp->grc_mode |= GRC_MODE_NO_RX_PHDR_CSUM;
5533
5534         tw32(GRC_MODE,
5535              tp->grc_mode |
5536              (GRC_MODE_IRQ_ON_MAC_ATTN | GRC_MODE_HOST_STACKUP));
5537
5538         /* Setup the timer prescalar register.  Clock is always 66Mhz. */
5539         val = tr32(GRC_MISC_CFG);
5540         val &= ~0xff;
5541         val |= (65 << GRC_MISC_CFG_PRESCALAR_SHIFT);
5542         tw32(GRC_MISC_CFG, val);
5543
5544         /* Initialize MBUF/DESC pool. */
5545         if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS) {
5546                 /* Do nothing.  */
5547         } else if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5705) {
5548                 tw32(BUFMGR_MB_POOL_ADDR, NIC_SRAM_MBUF_POOL_BASE);
5549                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704)
5550                         tw32(BUFMGR_MB_POOL_SIZE, NIC_SRAM_MBUF_POOL_SIZE64);
5551                 else
5552                         tw32(BUFMGR_MB_POOL_SIZE, NIC_SRAM_MBUF_POOL_SIZE96);
5553                 tw32(BUFMGR_DMA_DESC_POOL_ADDR, NIC_SRAM_DMA_DESC_POOL_BASE);
5554                 tw32(BUFMGR_DMA_DESC_POOL_SIZE, NIC_SRAM_DMA_DESC_POOL_SIZE);
5555         }
5556 #if TG3_TSO_SUPPORT != 0
5557         else if (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE) {
5558                 int fw_len;
5559
5560                 fw_len = (TG3_TSO5_FW_TEXT_LEN +
5561                           TG3_TSO5_FW_RODATA_LEN +
5562                           TG3_TSO5_FW_DATA_LEN +
5563                           TG3_TSO5_FW_SBSS_LEN +
5564                           TG3_TSO5_FW_BSS_LEN);
5565                 fw_len = (fw_len + (0x80 - 1)) & ~(0x80 - 1);
5566                 tw32(BUFMGR_MB_POOL_ADDR,
5567                      NIC_SRAM_MBUF_POOL_BASE5705 + fw_len);
5568                 tw32(BUFMGR_MB_POOL_SIZE,
5569                      NIC_SRAM_MBUF_POOL_SIZE5705 - fw_len - 0xa00);
5570         }
5571 #endif
5572
5573         if (tp->dev->mtu <= ETH_DATA_LEN) {
5574                 tw32(BUFMGR_MB_RDMA_LOW_WATER,
5575                      tp->bufmgr_config.mbuf_read_dma_low_water);
5576                 tw32(BUFMGR_MB_MACRX_LOW_WATER,
5577                      tp->bufmgr_config.mbuf_mac_rx_low_water);
5578                 tw32(BUFMGR_MB_HIGH_WATER,
5579                      tp->bufmgr_config.mbuf_high_water);
5580         } else {
5581                 tw32(BUFMGR_MB_RDMA_LOW_WATER,
5582                      tp->bufmgr_config.mbuf_read_dma_low_water_jumbo);
5583                 tw32(BUFMGR_MB_MACRX_LOW_WATER,
5584                      tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo);
5585                 tw32(BUFMGR_MB_HIGH_WATER,
5586                      tp->bufmgr_config.mbuf_high_water_jumbo);
5587         }
5588         tw32(BUFMGR_DMA_LOW_WATER,
5589              tp->bufmgr_config.dma_low_water);
5590         tw32(BUFMGR_DMA_HIGH_WATER,
5591              tp->bufmgr_config.dma_high_water);
5592
5593         tw32(BUFMGR_MODE, BUFMGR_MODE_ENABLE | BUFMGR_MODE_ATTN_ENABLE);
5594         for (i = 0; i < 2000; i++) {
5595                 if (tr32(BUFMGR_MODE) & BUFMGR_MODE_ENABLE)
5596                         break;
5597                 udelay(10);
5598         }
5599         if (i >= 2000) {
5600                 printk(KERN_ERR PFX "tg3_reset_hw cannot enable BUFMGR for %s.\n",
5601                        tp->dev->name);
5602                 return -ENODEV;
5603         }
5604
5605         /* Setup replenish threshold. */
5606         tw32(RCVBDI_STD_THRESH, tp->rx_pending / 8);
5607
5608         /* Initialize TG3_BDINFO's at:
5609          *  RCVDBDI_STD_BD:     standard eth size rx ring
5610          *  RCVDBDI_JUMBO_BD:   jumbo frame rx ring
5611          *  RCVDBDI_MINI_BD:    small frame rx ring (??? does not work)
5612          *
5613          * like so:
5614          *  TG3_BDINFO_HOST_ADDR:       high/low parts of DMA address of ring
5615          *  TG3_BDINFO_MAXLEN_FLAGS:    (rx max buffer size << 16) |
5616          *                              ring attribute flags
5617          *  TG3_BDINFO_NIC_ADDR:        location of descriptors in nic SRAM
5618          *
5619          * Standard receive ring @ NIC_SRAM_RX_BUFFER_DESC, 512 entries.
5620          * Jumbo receive ring @ NIC_SRAM_RX_JUMBO_BUFFER_DESC, 256 entries.
5621          *
5622          * The size of each ring is fixed in the firmware, but the location is
5623          * configurable.
5624          */
5625         tw32(RCVDBDI_STD_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH,
5626              ((u64) tp->rx_std_mapping >> 32));
5627         tw32(RCVDBDI_STD_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW,
5628              ((u64) tp->rx_std_mapping & 0xffffffff));
5629         tw32(RCVDBDI_STD_BD + TG3_BDINFO_NIC_ADDR,
5630              NIC_SRAM_RX_BUFFER_DESC);
5631
5632         /* Don't even try to program the JUMBO/MINI buffer descriptor
5633          * configs on 5705.
5634          */
5635         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
5636                 tw32(RCVDBDI_STD_BD + TG3_BDINFO_MAXLEN_FLAGS,
5637                      RX_STD_MAX_SIZE_5705 << BDINFO_FLAGS_MAXLEN_SHIFT);
5638         } else {
5639                 tw32(RCVDBDI_STD_BD + TG3_BDINFO_MAXLEN_FLAGS,
5640                      RX_STD_MAX_SIZE << BDINFO_FLAGS_MAXLEN_SHIFT);
5641
5642                 tw32(RCVDBDI_MINI_BD + TG3_BDINFO_MAXLEN_FLAGS,
5643                      BDINFO_FLAGS_DISABLED);
5644
5645                 /* Setup replenish threshold. */
5646                 tw32(RCVBDI_JUMBO_THRESH, tp->rx_jumbo_pending / 8);
5647
5648                 if (tp->tg3_flags & TG3_FLAG_JUMBO_RING_ENABLE) {
5649                         tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH,
5650                              ((u64) tp->rx_jumbo_mapping >> 32));
5651                         tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW,
5652                              ((u64) tp->rx_jumbo_mapping & 0xffffffff));
5653                         tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_MAXLEN_FLAGS,
5654                              RX_JUMBO_MAX_SIZE << BDINFO_FLAGS_MAXLEN_SHIFT);
5655                         tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_NIC_ADDR,
5656                              NIC_SRAM_RX_JUMBO_BUFFER_DESC);
5657                 } else {
5658                         tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_MAXLEN_FLAGS,
5659                              BDINFO_FLAGS_DISABLED);
5660                 }
5661
5662         }
5663
5664         /* There is only one send ring on 5705/5750, no need to explicitly
5665          * disable the others.
5666          */
5667         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
5668                 /* Clear out send RCB ring in SRAM. */
5669                 for (i = NIC_SRAM_SEND_RCB; i < NIC_SRAM_RCV_RET_RCB; i += TG3_BDINFO_SIZE)
5670                         tg3_write_mem(tp, i + TG3_BDINFO_MAXLEN_FLAGS,
5671                                       BDINFO_FLAGS_DISABLED);
5672         }
5673
5674         tp->tx_prod = 0;
5675         tp->tx_cons = 0;
5676         tw32_mailbox(MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW, 0);
5677         tw32_tx_mbox(MAILBOX_SNDNIC_PROD_IDX_0 + TG3_64BIT_REG_LOW, 0);
5678
5679         tg3_set_bdinfo(tp, NIC_SRAM_SEND_RCB,
5680                        tp->tx_desc_mapping,
5681                        (TG3_TX_RING_SIZE <<
5682                         BDINFO_FLAGS_MAXLEN_SHIFT),
5683                        NIC_SRAM_TX_BUFFER_DESC);
5684
5685         /* There is only one receive return ring on 5705/5750, no need
5686          * to explicitly disable the others.
5687          */
5688         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
5689                 for (i = NIC_SRAM_RCV_RET_RCB; i < NIC_SRAM_STATS_BLK;
5690                      i += TG3_BDINFO_SIZE) {
5691                         tg3_write_mem(tp, i + TG3_BDINFO_MAXLEN_FLAGS,
5692                                       BDINFO_FLAGS_DISABLED);
5693                 }
5694         }
5695
5696         tp->rx_rcb_ptr = 0;
5697         tw32_rx_mbox(MAILBOX_RCVRET_CON_IDX_0 + TG3_64BIT_REG_LOW, 0);
5698
5699         tg3_set_bdinfo(tp, NIC_SRAM_RCV_RET_RCB,
5700                        tp->rx_rcb_mapping,
5701                        (TG3_RX_RCB_RING_SIZE(tp) <<
5702                         BDINFO_FLAGS_MAXLEN_SHIFT),
5703                        0);
5704
5705         tp->rx_std_ptr = tp->rx_pending;
5706         tw32_rx_mbox(MAILBOX_RCV_STD_PROD_IDX + TG3_64BIT_REG_LOW,
5707                      tp->rx_std_ptr);
5708
5709         tp->rx_jumbo_ptr = (tp->tg3_flags & TG3_FLAG_JUMBO_RING_ENABLE) ?
5710                                                 tp->rx_jumbo_pending : 0;
5711         tw32_rx_mbox(MAILBOX_RCV_JUMBO_PROD_IDX + TG3_64BIT_REG_LOW,
5712                      tp->rx_jumbo_ptr);
5713
5714         /* Initialize MAC address and backoff seed. */
5715         __tg3_set_mac_addr(tp);
5716
5717         /* MTU + ethernet header + FCS + optional VLAN tag */
5718         tw32(MAC_RX_MTU_SIZE, tp->dev->mtu + ETH_HLEN + 8);
5719
5720         /* The slot time is changed by tg3_setup_phy if we
5721          * run at gigabit with half duplex.
5722          */
5723         tw32(MAC_TX_LENGTHS,
5724              (2 << TX_LENGTHS_IPG_CRS_SHIFT) |
5725              (6 << TX_LENGTHS_IPG_SHIFT) |
5726              (32 << TX_LENGTHS_SLOT_TIME_SHIFT));
5727
5728         /* Receive rules. */
5729         tw32(MAC_RCV_RULE_CFG, RCV_RULE_CFG_DEFAULT_CLASS);
5730         tw32(RCVLPC_CONFIG, 0x0181);
5731
5732         /* Calculate RDMAC_MODE setting early, we need it to determine
5733          * the RCVLPC_STATE_ENABLE mask.
5734          */
5735         rdmac_mode = (RDMAC_MODE_ENABLE | RDMAC_MODE_TGTABORT_ENAB |
5736                       RDMAC_MODE_MSTABORT_ENAB | RDMAC_MODE_PARITYERR_ENAB |
5737                       RDMAC_MODE_ADDROFLOW_ENAB | RDMAC_MODE_FIFOOFLOW_ENAB |
5738                       RDMAC_MODE_FIFOURUN_ENAB | RDMAC_MODE_FIFOOREAD_ENAB |
5739                       RDMAC_MODE_LNGREAD_ENAB);
5740         if (tp->tg3_flags & TG3_FLAG_SPLIT_MODE)
5741                 rdmac_mode |= RDMAC_MODE_SPLIT_ENABLE;
5742
5743         /* If statement applies to 5705 and 5750 PCI devices only */
5744         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705 &&
5745              tp->pci_chip_rev_id != CHIPREV_ID_5705_A0) ||
5746             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750)) {
5747                 if (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE &&
5748                     (tp->pci_chip_rev_id == CHIPREV_ID_5705_A1 ||
5749                      tp->pci_chip_rev_id == CHIPREV_ID_5705_A2)) {
5750                         rdmac_mode |= RDMAC_MODE_FIFO_SIZE_128;
5751                 } else if (!(tr32(TG3PCI_PCISTATE) & PCISTATE_BUS_SPEED_HIGH) &&
5752                            !(tp->tg3_flags2 & TG3_FLG2_IS_5788)) {
5753                         rdmac_mode |= RDMAC_MODE_FIFO_LONG_BURST;
5754                 }
5755         }
5756
5757         if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS)
5758                 rdmac_mode |= RDMAC_MODE_FIFO_LONG_BURST;
5759
5760 #if TG3_TSO_SUPPORT != 0
5761         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO)
5762                 rdmac_mode |= (1 << 27);
5763 #endif
5764
5765         /* Receive/send statistics. */
5766         if ((rdmac_mode & RDMAC_MODE_FIFO_SIZE_128) &&
5767             (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE)) {
5768                 val = tr32(RCVLPC_STATS_ENABLE);
5769                 val &= ~RCVLPC_STATSENAB_LNGBRST_RFIX;
5770                 tw32(RCVLPC_STATS_ENABLE, val);
5771         } else {
5772                 tw32(RCVLPC_STATS_ENABLE, 0xffffff);
5773         }
5774         tw32(RCVLPC_STATSCTRL, RCVLPC_STATSCTRL_ENABLE);
5775         tw32(SNDDATAI_STATSENAB, 0xffffff);
5776         tw32(SNDDATAI_STATSCTRL,
5777              (SNDDATAI_SCTRL_ENABLE |
5778               SNDDATAI_SCTRL_FASTUPD));
5779
5780         /* Setup host coalescing engine. */
5781         tw32(HOSTCC_MODE, 0);
5782         for (i = 0; i < 2000; i++) {
5783                 if (!(tr32(HOSTCC_MODE) & HOSTCC_MODE_ENABLE))
5784                         break;
5785                 udelay(10);
5786         }
5787
5788         __tg3_set_coalesce(tp, &tp->coal);
5789
5790         /* set status block DMA address */
5791         tw32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH,
5792              ((u64) tp->status_mapping >> 32));
5793         tw32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW,
5794              ((u64) tp->status_mapping & 0xffffffff));
5795
5796         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
5797                 /* Status/statistics block address.  See tg3_timer,
5798                  * the tg3_periodic_fetch_stats call there, and
5799                  * tg3_get_stats to see how this works for 5705/5750 chips.
5800                  */
5801                 tw32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH,
5802                      ((u64) tp->stats_mapping >> 32));
5803                 tw32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW,
5804                      ((u64) tp->stats_mapping & 0xffffffff));
5805                 tw32(HOSTCC_STATS_BLK_NIC_ADDR, NIC_SRAM_STATS_BLK);
5806                 tw32(HOSTCC_STATUS_BLK_NIC_ADDR, NIC_SRAM_STATUS_BLK);
5807         }
5808
5809         tw32(HOSTCC_MODE, HOSTCC_MODE_ENABLE | tp->coalesce_mode);
5810
5811         tw32(RCVCC_MODE, RCVCC_MODE_ENABLE | RCVCC_MODE_ATTN_ENABLE);
5812         tw32(RCVLPC_MODE, RCVLPC_MODE_ENABLE);
5813         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
5814                 tw32(RCVLSC_MODE, RCVLSC_MODE_ENABLE | RCVLSC_MODE_ATTN_ENABLE);
5815
5816         /* Clear statistics/status block in chip, and status block in ram. */
5817         for (i = NIC_SRAM_STATS_BLK;
5818              i < NIC_SRAM_STATUS_BLK + TG3_HW_STATUS_SIZE;
5819              i += sizeof(u32)) {
5820                 tg3_write_mem(tp, i, 0);
5821                 udelay(40);
5822         }
5823         memset(tp->hw_status, 0, TG3_HW_STATUS_SIZE);
5824
5825         tp->mac_mode = MAC_MODE_TXSTAT_ENABLE | MAC_MODE_RXSTAT_ENABLE |
5826                 MAC_MODE_TDE_ENABLE | MAC_MODE_RDE_ENABLE | MAC_MODE_FHDE_ENABLE;
5827         tw32_f(MAC_MODE, tp->mac_mode | MAC_MODE_RXSTAT_CLEAR | MAC_MODE_TXSTAT_CLEAR);
5828         udelay(40);
5829
5830         /* tp->grc_local_ctrl is partially set up during tg3_get_invariants().
5831          * If TG3_FLAG_EEPROM_WRITE_PROT is set, we should read the
5832          * register to preserve the GPIO settings for LOMs. The GPIOs,
5833          * whether used as inputs or outputs, are set by boot code after
5834          * reset.
5835          */
5836         if (tp->tg3_flags & TG3_FLAG_EEPROM_WRITE_PROT) {
5837                 u32 gpio_mask;
5838
5839                 gpio_mask = GRC_LCLCTRL_GPIO_OE0 | GRC_LCLCTRL_GPIO_OE2 |
5840                             GRC_LCLCTRL_GPIO_OUTPUT0 | GRC_LCLCTRL_GPIO_OUTPUT2;
5841
5842                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752)
5843                         gpio_mask |= GRC_LCLCTRL_GPIO_OE3 |
5844                                      GRC_LCLCTRL_GPIO_OUTPUT3;
5845
5846                 tp->grc_local_ctrl |= tr32(GRC_LOCAL_CTRL) & gpio_mask;
5847
5848                 /* GPIO1 must be driven high for eeprom write protect */
5849                 tp->grc_local_ctrl |= (GRC_LCLCTRL_GPIO_OE1 |
5850                                        GRC_LCLCTRL_GPIO_OUTPUT1);
5851         }
5852         tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl);
5853         udelay(100);
5854
5855         tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0);
5856         tp->last_tag = 0;
5857
5858         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
5859                 tw32_f(DMAC_MODE, DMAC_MODE_ENABLE);
5860                 udelay(40);
5861         }
5862
5863         val = (WDMAC_MODE_ENABLE | WDMAC_MODE_TGTABORT_ENAB |
5864                WDMAC_MODE_MSTABORT_ENAB | WDMAC_MODE_PARITYERR_ENAB |
5865                WDMAC_MODE_ADDROFLOW_ENAB | WDMAC_MODE_FIFOOFLOW_ENAB |
5866                WDMAC_MODE_FIFOURUN_ENAB | WDMAC_MODE_FIFOOREAD_ENAB |
5867                WDMAC_MODE_LNGREAD_ENAB);
5868
5869         /* If statement applies to 5705 and 5750 PCI devices only */
5870         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705 &&
5871              tp->pci_chip_rev_id != CHIPREV_ID_5705_A0) ||
5872             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750) {
5873                 if ((tp->tg3_flags & TG3_FLG2_TSO_CAPABLE) &&
5874                     (tp->pci_chip_rev_id == CHIPREV_ID_5705_A1 ||
5875                      tp->pci_chip_rev_id == CHIPREV_ID_5705_A2)) {
5876                         /* nothing */
5877                 } else if (!(tr32(TG3PCI_PCISTATE) & PCISTATE_BUS_SPEED_HIGH) &&
5878                            !(tp->tg3_flags2 & TG3_FLG2_IS_5788) &&
5879                            !(tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS)) {
5880                         val |= WDMAC_MODE_RX_ACCEL;
5881                 }
5882         }
5883
5884         tw32_f(WDMAC_MODE, val);
5885         udelay(40);
5886
5887         if ((tp->tg3_flags & TG3_FLAG_PCIX_MODE) != 0) {
5888                 val = tr32(TG3PCI_X_CAPS);
5889                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703) {
5890                         val &= ~PCIX_CAPS_BURST_MASK;
5891                         val |= (PCIX_CAPS_MAX_BURST_CPIOB << PCIX_CAPS_BURST_SHIFT);
5892                 } else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) {
5893                         val &= ~(PCIX_CAPS_SPLIT_MASK | PCIX_CAPS_BURST_MASK);
5894                         val |= (PCIX_CAPS_MAX_BURST_CPIOB << PCIX_CAPS_BURST_SHIFT);
5895                         if (tp->tg3_flags & TG3_FLAG_SPLIT_MODE)
5896                                 val |= (tp->split_mode_max_reqs <<
5897                                         PCIX_CAPS_SPLIT_SHIFT);
5898                 }
5899                 tw32(TG3PCI_X_CAPS, val);
5900         }
5901
5902         tw32_f(RDMAC_MODE, rdmac_mode);
5903         udelay(40);
5904
5905         tw32(RCVDCC_MODE, RCVDCC_MODE_ENABLE | RCVDCC_MODE_ATTN_ENABLE);
5906         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
5907                 tw32(MBFREE_MODE, MBFREE_MODE_ENABLE);
5908         tw32(SNDDATAC_MODE, SNDDATAC_MODE_ENABLE);
5909         tw32(SNDBDC_MODE, SNDBDC_MODE_ENABLE | SNDBDC_MODE_ATTN_ENABLE);
5910         tw32(RCVBDI_MODE, RCVBDI_MODE_ENABLE | RCVBDI_MODE_RCB_ATTN_ENAB);
5911         tw32(RCVDBDI_MODE, RCVDBDI_MODE_ENABLE | RCVDBDI_MODE_INV_RING_SZ);
5912         tw32(SNDDATAI_MODE, SNDDATAI_MODE_ENABLE);
5913 #if TG3_TSO_SUPPORT != 0
5914         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO)
5915                 tw32(SNDDATAI_MODE, SNDDATAI_MODE_ENABLE | 0x8);
5916 #endif
5917         tw32(SNDBDI_MODE, SNDBDI_MODE_ENABLE | SNDBDI_MODE_ATTN_ENABLE);
5918         tw32(SNDBDS_MODE, SNDBDS_MODE_ENABLE | SNDBDS_MODE_ATTN_ENABLE);
5919
5920         if (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0) {
5921                 err = tg3_load_5701_a0_firmware_fix(tp);
5922                 if (err)
5923                         return err;
5924         }
5925
5926 #if TG3_TSO_SUPPORT != 0
5927         if (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE) {
5928                 err = tg3_load_tso_firmware(tp);
5929                 if (err)
5930                         return err;
5931         }
5932 #endif
5933
5934         tp->tx_mode = TX_MODE_ENABLE;
5935         tw32_f(MAC_TX_MODE, tp->tx_mode);
5936         udelay(100);
5937
5938         tp->rx_mode = RX_MODE_ENABLE;
5939         tw32_f(MAC_RX_MODE, tp->rx_mode);
5940         udelay(10);
5941
5942         if (tp->link_config.phy_is_low_power) {
5943                 tp->link_config.phy_is_low_power = 0;
5944                 tp->link_config.speed = tp->link_config.orig_speed;
5945                 tp->link_config.duplex = tp->link_config.orig_duplex;
5946                 tp->link_config.autoneg = tp->link_config.orig_autoneg;
5947         }
5948
5949         tp->mi_mode = MAC_MI_MODE_BASE;
5950         tw32_f(MAC_MI_MODE, tp->mi_mode);
5951         udelay(80);
5952
5953         tw32(MAC_LED_CTRL, tp->led_ctrl);
5954
5955         tw32(MAC_MI_STAT, MAC_MI_STAT_LNKSTAT_ATTN_ENAB);
5956         if (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES) {
5957                 tw32_f(MAC_RX_MODE, RX_MODE_RESET);
5958                 udelay(10);
5959         }
5960         tw32_f(MAC_RX_MODE, tp->rx_mode);
5961         udelay(10);
5962
5963         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
5964                 if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) &&
5965                         !(tp->tg3_flags2 & TG3_FLG2_SERDES_PREEMPHASIS)) {
5966                         /* Set drive transmission level to 1.2V  */
5967                         /* only if the signal pre-emphasis bit is not set  */
5968                         val = tr32(MAC_SERDES_CFG);
5969                         val &= 0xfffff000;
5970                         val |= 0x880;
5971                         tw32(MAC_SERDES_CFG, val);
5972                 }
5973                 if (tp->pci_chip_rev_id == CHIPREV_ID_5703_A1)
5974                         tw32(MAC_SERDES_CFG, 0x616000);
5975         }
5976
5977         /* Prevent chip from dropping frames when flow control
5978          * is enabled.
5979          */
5980         tw32_f(MAC_LOW_WMARK_MAX_RX_FRAME, 2);
5981
5982         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704 &&
5983             (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)) {
5984                 /* Use hardware link auto-negotiation */
5985                 tp->tg3_flags2 |= TG3_FLG2_HW_AUTONEG;
5986         }
5987
5988         err = tg3_setup_phy(tp, 1);
5989         if (err)
5990                 return err;
5991
5992         if (!(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)) {
5993                 u32 tmp;
5994
5995                 /* Clear CRC stats. */
5996                 if (!tg3_readphy(tp, 0x1e, &tmp)) {
5997                         tg3_writephy(tp, 0x1e, tmp | 0x8000);
5998                         tg3_readphy(tp, 0x14, &tmp);
5999                 }
6000         }
6001
6002         __tg3_set_rx_mode(tp->dev);
6003
6004         /* Initialize receive rules. */
6005         tw32(MAC_RCV_RULE_0,  0xc2000000 & RCV_RULE_DISABLE_MASK);
6006         tw32(MAC_RCV_VALUE_0, 0xffffffff & RCV_RULE_DISABLE_MASK);
6007         tw32(MAC_RCV_RULE_1,  0x86000004 & RCV_RULE_DISABLE_MASK);
6008         tw32(MAC_RCV_VALUE_1, 0xffffffff & RCV_RULE_DISABLE_MASK);
6009
6010         if ((tp->tg3_flags2 & TG3_FLG2_5705_PLUS) &&
6011             (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5780))
6012                 limit = 8;
6013         else
6014                 limit = 16;
6015         if (tp->tg3_flags & TG3_FLAG_ENABLE_ASF)
6016                 limit -= 4;
6017         switch (limit) {
6018         case 16:
6019                 tw32(MAC_RCV_RULE_15,  0); tw32(MAC_RCV_VALUE_15,  0);
6020         case 15:
6021                 tw32(MAC_RCV_RULE_14,  0); tw32(MAC_RCV_VALUE_14,  0);
6022         case 14:
6023                 tw32(MAC_RCV_RULE_13,  0); tw32(MAC_RCV_VALUE_13,  0);
6024         case 13:
6025                 tw32(MAC_RCV_RULE_12,  0); tw32(MAC_RCV_VALUE_12,  0);
6026         case 12:
6027                 tw32(MAC_RCV_RULE_11,  0); tw32(MAC_RCV_VALUE_11,  0);
6028         case 11:
6029                 tw32(MAC_RCV_RULE_10,  0); tw32(MAC_RCV_VALUE_10,  0);
6030         case 10:
6031                 tw32(MAC_RCV_RULE_9,  0); tw32(MAC_RCV_VALUE_9,  0);
6032         case 9:
6033                 tw32(MAC_RCV_RULE_8,  0); tw32(MAC_RCV_VALUE_8,  0);
6034         case 8:
6035                 tw32(MAC_RCV_RULE_7,  0); tw32(MAC_RCV_VALUE_7,  0);
6036         case 7:
6037                 tw32(MAC_RCV_RULE_6,  0); tw32(MAC_RCV_VALUE_6,  0);
6038         case 6:
6039                 tw32(MAC_RCV_RULE_5,  0); tw32(MAC_RCV_VALUE_5,  0);
6040         case 5:
6041                 tw32(MAC_RCV_RULE_4,  0); tw32(MAC_RCV_VALUE_4,  0);
6042         case 4:
6043                 /* tw32(MAC_RCV_RULE_3,  0); tw32(MAC_RCV_VALUE_3,  0); */
6044         case 3:
6045                 /* tw32(MAC_RCV_RULE_2,  0); tw32(MAC_RCV_VALUE_2,  0); */
6046         case 2:
6047         case 1:
6048
6049         default:
6050                 break;
6051         };
6052
6053         tg3_write_sig_post_reset(tp, RESET_KIND_INIT);
6054
6055         return 0;
6056 }
6057
6058 /* Called at device open time to get the chip ready for
6059  * packet processing.  Invoked with tp->lock held.
6060  */
6061 static int tg3_init_hw(struct tg3 *tp)
6062 {
6063         int err;
6064
6065         /* Force the chip into D0. */
6066         err = tg3_set_power_state(tp, 0);
6067         if (err)
6068                 goto out;
6069
6070         tg3_switch_clocks(tp);
6071
6072         tw32(TG3PCI_MEM_WIN_BASE_ADDR, 0);
6073
6074         err = tg3_reset_hw(tp);
6075
6076 out:
6077         return err;
6078 }
6079
6080 #define TG3_STAT_ADD32(PSTAT, REG) \
6081 do {    u32 __val = tr32(REG); \
6082         (PSTAT)->low += __val; \
6083         if ((PSTAT)->low < __val) \
6084                 (PSTAT)->high += 1; \
6085 } while (0)
6086
6087 static void tg3_periodic_fetch_stats(struct tg3 *tp)
6088 {
6089         struct tg3_hw_stats *sp = tp->hw_stats;
6090
6091         if (!netif_carrier_ok(tp->dev))
6092                 return;
6093
6094         TG3_STAT_ADD32(&sp->tx_octets, MAC_TX_STATS_OCTETS);
6095         TG3_STAT_ADD32(&sp->tx_collisions, MAC_TX_STATS_COLLISIONS);
6096         TG3_STAT_ADD32(&sp->tx_xon_sent, MAC_TX_STATS_XON_SENT);
6097         TG3_STAT_ADD32(&sp->tx_xoff_sent, MAC_TX_STATS_XOFF_SENT);
6098         TG3_STAT_ADD32(&sp->tx_mac_errors, MAC_TX_STATS_MAC_ERRORS);
6099         TG3_STAT_ADD32(&sp->tx_single_collisions, MAC_TX_STATS_SINGLE_COLLISIONS);
6100         TG3_STAT_ADD32(&sp->tx_mult_collisions, MAC_TX_STATS_MULT_COLLISIONS);
6101         TG3_STAT_ADD32(&sp->tx_deferred, MAC_TX_STATS_DEFERRED);
6102         TG3_STAT_ADD32(&sp->tx_excessive_collisions, MAC_TX_STATS_EXCESSIVE_COL);
6103         TG3_STAT_ADD32(&sp->tx_late_collisions, MAC_TX_STATS_LATE_COL);
6104         TG3_STAT_ADD32(&sp->tx_ucast_packets, MAC_TX_STATS_UCAST);
6105         TG3_STAT_ADD32(&sp->tx_mcast_packets, MAC_TX_STATS_MCAST);
6106         TG3_STAT_ADD32(&sp->tx_bcast_packets, MAC_TX_STATS_BCAST);
6107
6108         TG3_STAT_ADD32(&sp->rx_octets, MAC_RX_STATS_OCTETS);
6109         TG3_STAT_ADD32(&sp->rx_fragments, MAC_RX_STATS_FRAGMENTS);
6110         TG3_STAT_ADD32(&sp->rx_ucast_packets, MAC_RX_STATS_UCAST);
6111         TG3_STAT_ADD32(&sp->rx_mcast_packets, MAC_RX_STATS_MCAST);
6112         TG3_STAT_ADD32(&sp->rx_bcast_packets, MAC_RX_STATS_BCAST);
6113         TG3_STAT_ADD32(&sp->rx_fcs_errors, MAC_RX_STATS_FCS_ERRORS);
6114         TG3_STAT_ADD32(&sp->rx_align_errors, MAC_RX_STATS_ALIGN_ERRORS);
6115         TG3_STAT_ADD32(&sp->rx_xon_pause_rcvd, MAC_RX_STATS_XON_PAUSE_RECVD);
6116         TG3_STAT_ADD32(&sp->rx_xoff_pause_rcvd, MAC_RX_STATS_XOFF_PAUSE_RECVD);
6117         TG3_STAT_ADD32(&sp->rx_mac_ctrl_rcvd, MAC_RX_STATS_MAC_CTRL_RECVD);
6118         TG3_STAT_ADD32(&sp->rx_xoff_entered, MAC_RX_STATS_XOFF_ENTERED);
6119         TG3_STAT_ADD32(&sp->rx_frame_too_long_errors, MAC_RX_STATS_FRAME_TOO_LONG);
6120         TG3_STAT_ADD32(&sp->rx_jabbers, MAC_RX_STATS_JABBERS);
6121         TG3_STAT_ADD32(&sp->rx_undersize_packets, MAC_RX_STATS_UNDERSIZE);
6122 }
6123
6124 static void tg3_timer(unsigned long __opaque)
6125 {
6126         struct tg3 *tp = (struct tg3 *) __opaque;
6127
6128         spin_lock(&tp->lock);
6129
6130         if (!(tp->tg3_flags & TG3_FLAG_TAGGED_STATUS)) {
6131                 /* All of this garbage is because when using non-tagged
6132                  * IRQ status the mailbox/status_block protocol the chip
6133                  * uses with the cpu is race prone.
6134                  */
6135                 if (tp->hw_status->status & SD_STATUS_UPDATED) {
6136                         tw32(GRC_LOCAL_CTRL,
6137                              tp->grc_local_ctrl | GRC_LCLCTRL_SETINT);
6138                 } else {
6139                         tw32(HOSTCC_MODE, tp->coalesce_mode |
6140                              (HOSTCC_MODE_ENABLE | HOSTCC_MODE_NOW));
6141                 }
6142
6143                 if (!(tr32(WDMAC_MODE) & WDMAC_MODE_ENABLE)) {
6144                         tp->tg3_flags2 |= TG3_FLG2_RESTART_TIMER;
6145                         spin_unlock(&tp->lock);
6146                         schedule_work(&tp->reset_task);
6147                         return;
6148                 }
6149         }
6150
6151         /* This part only runs once per second. */
6152         if (!--tp->timer_counter) {
6153                 if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)
6154                         tg3_periodic_fetch_stats(tp);
6155
6156                 if (tp->tg3_flags & TG3_FLAG_USE_LINKCHG_REG) {
6157                         u32 mac_stat;
6158                         int phy_event;
6159
6160                         mac_stat = tr32(MAC_STATUS);
6161
6162                         phy_event = 0;
6163                         if (tp->tg3_flags & TG3_FLAG_USE_MI_INTERRUPT) {
6164                                 if (mac_stat & MAC_STATUS_MI_INTERRUPT)
6165                                         phy_event = 1;
6166                         } else if (mac_stat & MAC_STATUS_LNKSTATE_CHANGED)
6167                                 phy_event = 1;
6168
6169                         if (phy_event)
6170                                 tg3_setup_phy(tp, 0);
6171                 } else if (tp->tg3_flags & TG3_FLAG_POLL_SERDES) {
6172                         u32 mac_stat = tr32(MAC_STATUS);
6173                         int need_setup = 0;
6174
6175                         if (netif_carrier_ok(tp->dev) &&
6176                             (mac_stat & MAC_STATUS_LNKSTATE_CHANGED)) {
6177                                 need_setup = 1;
6178                         }
6179                         if (! netif_carrier_ok(tp->dev) &&
6180                             (mac_stat & (MAC_STATUS_PCS_SYNCED |
6181                                          MAC_STATUS_SIGNAL_DET))) {
6182                                 need_setup = 1;
6183                         }
6184                         if (need_setup) {
6185                                 tw32_f(MAC_MODE,
6186                                      (tp->mac_mode &
6187                                       ~MAC_MODE_PORT_MODE_MASK));
6188                                 udelay(40);
6189                                 tw32_f(MAC_MODE, tp->mac_mode);
6190                                 udelay(40);
6191                                 tg3_setup_phy(tp, 0);
6192                         }
6193                 } else if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES)
6194                         tg3_serdes_parallel_detect(tp);
6195
6196                 tp->timer_counter = tp->timer_multiplier;
6197         }
6198
6199         /* Heartbeat is only sent once every 120 seconds.  */
6200         if (!--tp->asf_counter) {
6201                 if (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) {
6202                         u32 val;
6203
6204                         tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX, FWCMD_NICDRV_ALIVE);
6205                         tg3_write_mem(tp, NIC_SRAM_FW_CMD_LEN_MBOX, 4);
6206                         tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX, 3);
6207                         val = tr32(GRC_RX_CPU_EVENT);
6208                         val |= (1 << 14);
6209                         tw32(GRC_RX_CPU_EVENT, val);
6210                 }
6211                 tp->asf_counter = tp->asf_multiplier;
6212         }
6213
6214         spin_unlock(&tp->lock);
6215
6216         tp->timer.expires = jiffies + tp->timer_offset;
6217         add_timer(&tp->timer);
6218 }
6219
6220 static int tg3_test_interrupt(struct tg3 *tp)
6221 {
6222         struct net_device *dev = tp->dev;
6223         int err, i;
6224         u32 int_mbox = 0;
6225
6226         if (!netif_running(dev))
6227                 return -ENODEV;
6228
6229         tg3_disable_ints(tp);
6230
6231         free_irq(tp->pdev->irq, dev);
6232
6233         err = request_irq(tp->pdev->irq, tg3_test_isr,
6234                           SA_SHIRQ | SA_SAMPLE_RANDOM, dev->name, dev);
6235         if (err)
6236                 return err;
6237
6238         tp->hw_status->status &= ~SD_STATUS_UPDATED;
6239         tg3_enable_ints(tp);
6240
6241         tw32_f(HOSTCC_MODE, tp->coalesce_mode | HOSTCC_MODE_ENABLE |
6242                HOSTCC_MODE_NOW);
6243
6244         for (i = 0; i < 5; i++) {
6245                 int_mbox = tr32_mailbox(MAILBOX_INTERRUPT_0 +
6246                                         TG3_64BIT_REG_LOW);
6247                 if (int_mbox != 0)
6248                         break;
6249                 msleep(10);
6250         }
6251
6252         tg3_disable_ints(tp);
6253
6254         free_irq(tp->pdev->irq, dev);
6255
6256         if (tp->tg3_flags2 & TG3_FLG2_USING_MSI)
6257                 err = request_irq(tp->pdev->irq, tg3_msi,
6258                                   SA_SAMPLE_RANDOM, dev->name, dev);
6259         else {
6260                 irqreturn_t (*fn)(int, void *, struct pt_regs *)=tg3_interrupt;
6261                 if (tp->tg3_flags & TG3_FLAG_TAGGED_STATUS)
6262                         fn = tg3_interrupt_tagged;
6263                 err = request_irq(tp->pdev->irq, fn,
6264                                   SA_SHIRQ | SA_SAMPLE_RANDOM, dev->name, dev);
6265         }
6266
6267         if (err)
6268                 return err;
6269
6270         if (int_mbox != 0)
6271                 return 0;
6272
6273         return -EIO;
6274 }
6275
6276 /* Returns 0 if MSI test succeeds or MSI test fails and INTx mode is
6277  * successfully restored
6278  */
6279 static int tg3_test_msi(struct tg3 *tp)
6280 {
6281         struct net_device *dev = tp->dev;
6282         int err;
6283         u16 pci_cmd;
6284
6285         if (!(tp->tg3_flags2 & TG3_FLG2_USING_MSI))
6286                 return 0;
6287
6288         /* Turn off SERR reporting in case MSI terminates with Master
6289          * Abort.
6290          */
6291         pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
6292         pci_write_config_word(tp->pdev, PCI_COMMAND,
6293                               pci_cmd & ~PCI_COMMAND_SERR);
6294
6295         err = tg3_test_interrupt(tp);
6296
6297         pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
6298
6299         if (!err)
6300                 return 0;
6301
6302         /* other failures */
6303         if (err != -EIO)
6304                 return err;
6305
6306         /* MSI test failed, go back to INTx mode */
6307         printk(KERN_WARNING PFX "%s: No interrupt was generated using MSI, "
6308                "switching to INTx mode. Please report this failure to "
6309                "the PCI maintainer and include system chipset information.\n",
6310                        tp->dev->name);
6311
6312         free_irq(tp->pdev->irq, dev);
6313         pci_disable_msi(tp->pdev);
6314
6315         tp->tg3_flags2 &= ~TG3_FLG2_USING_MSI;
6316
6317         {
6318                 irqreturn_t (*fn)(int, void *, struct pt_regs *)=tg3_interrupt;
6319                 if (tp->tg3_flags & TG3_FLAG_TAGGED_STATUS)
6320                         fn = tg3_interrupt_tagged;
6321
6322                 err = request_irq(tp->pdev->irq, fn,
6323                                   SA_SHIRQ | SA_SAMPLE_RANDOM, dev->name, dev);
6324         }
6325         if (err)
6326                 return err;
6327
6328         /* Need to reset the chip because the MSI cycle may have terminated
6329          * with Master Abort.
6330          */
6331         tg3_full_lock(tp, 1);
6332
6333         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
6334         err = tg3_init_hw(tp);
6335
6336         tg3_full_unlock(tp);
6337
6338         if (err)
6339                 free_irq(tp->pdev->irq, dev);
6340
6341         return err;
6342 }
6343
6344 static int tg3_open(struct net_device *dev)
6345 {
6346         struct tg3 *tp = netdev_priv(dev);
6347         int err;
6348
6349         tg3_full_lock(tp, 0);
6350
6351         tg3_disable_ints(tp);
6352         tp->tg3_flags &= ~TG3_FLAG_INIT_COMPLETE;
6353
6354         tg3_full_unlock(tp);
6355
6356         /* The placement of this call is tied
6357          * to the setup and use of Host TX descriptors.
6358          */
6359         err = tg3_alloc_consistent(tp);
6360         if (err)
6361                 return err;
6362
6363         if ((tp->tg3_flags2 & TG3_FLG2_5750_PLUS) &&
6364             (GET_CHIP_REV(tp->pci_chip_rev_id) != CHIPREV_5750_AX) &&
6365             (GET_CHIP_REV(tp->pci_chip_rev_id) != CHIPREV_5750_BX)) {
6366                 /* All MSI supporting chips should support tagged
6367                  * status.  Assert that this is the case.
6368                  */
6369                 if (!(tp->tg3_flags & TG3_FLAG_TAGGED_STATUS)) {
6370                         printk(KERN_WARNING PFX "%s: MSI without TAGGED? "
6371                                "Not using MSI.\n", tp->dev->name);
6372                 } else if (pci_enable_msi(tp->pdev) == 0) {
6373                         u32 msi_mode;
6374
6375                         msi_mode = tr32(MSGINT_MODE);
6376                         tw32(MSGINT_MODE, msi_mode | MSGINT_MODE_ENABLE);
6377                         tp->tg3_flags2 |= TG3_FLG2_USING_MSI;
6378                 }
6379         }
6380         if (tp->tg3_flags2 & TG3_FLG2_USING_MSI)
6381                 err = request_irq(tp->pdev->irq, tg3_msi,
6382                                   SA_SAMPLE_RANDOM, dev->name, dev);
6383         else {
6384                 irqreturn_t (*fn)(int, void *, struct pt_regs *)=tg3_interrupt;
6385                 if (tp->tg3_flags & TG3_FLAG_TAGGED_STATUS)
6386                         fn = tg3_interrupt_tagged;
6387
6388                 err = request_irq(tp->pdev->irq, fn,
6389                                   SA_SHIRQ | SA_SAMPLE_RANDOM, dev->name, dev);
6390         }
6391
6392         if (err) {
6393                 if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
6394                         pci_disable_msi(tp->pdev);
6395                         tp->tg3_flags2 &= ~TG3_FLG2_USING_MSI;
6396                 }
6397                 tg3_free_consistent(tp);
6398                 return err;
6399         }
6400
6401         tg3_full_lock(tp, 0);
6402
6403         err = tg3_init_hw(tp);
6404         if (err) {
6405                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
6406                 tg3_free_rings(tp);
6407         } else {
6408                 if (tp->tg3_flags & TG3_FLAG_TAGGED_STATUS)
6409                         tp->timer_offset = HZ;
6410                 else
6411                         tp->timer_offset = HZ / 10;
6412
6413                 BUG_ON(tp->timer_offset > HZ);
6414                 tp->timer_counter = tp->timer_multiplier =
6415                         (HZ / tp->timer_offset);
6416                 tp->asf_counter = tp->asf_multiplier =
6417                         ((HZ / tp->timer_offset) * 120);
6418
6419                 init_timer(&tp->timer);
6420                 tp->timer.expires = jiffies + tp->timer_offset;
6421                 tp->timer.data = (unsigned long) tp;
6422                 tp->timer.function = tg3_timer;
6423         }
6424
6425         tg3_full_unlock(tp);
6426
6427         if (err) {
6428                 free_irq(tp->pdev->irq, dev);
6429                 if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
6430                         pci_disable_msi(tp->pdev);
6431                         tp->tg3_flags2 &= ~TG3_FLG2_USING_MSI;
6432                 }
6433                 tg3_free_consistent(tp);
6434                 return err;
6435         }
6436
6437         if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
6438                 err = tg3_test_msi(tp);
6439
6440                 if (err) {
6441                         tg3_full_lock(tp, 0);
6442
6443                         if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
6444                                 pci_disable_msi(tp->pdev);
6445                                 tp->tg3_flags2 &= ~TG3_FLG2_USING_MSI;
6446                         }
6447                         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
6448                         tg3_free_rings(tp);
6449                         tg3_free_consistent(tp);
6450
6451                         tg3_full_unlock(tp);
6452
6453                         return err;
6454                 }
6455         }
6456
6457         tg3_full_lock(tp, 0);
6458
6459         add_timer(&tp->timer);
6460         tp->tg3_flags |= TG3_FLAG_INIT_COMPLETE;
6461         tg3_enable_ints(tp);
6462
6463         tg3_full_unlock(tp);
6464
6465         netif_start_queue(dev);
6466
6467         return 0;
6468 }
6469
6470 #if 0
6471 /*static*/ void tg3_dump_state(struct tg3 *tp)
6472 {
6473         u32 val32, val32_2, val32_3, val32_4, val32_5;
6474         u16 val16;
6475         int i;
6476
6477         pci_read_config_word(tp->pdev, PCI_STATUS, &val16);
6478         pci_read_config_dword(tp->pdev, TG3PCI_PCISTATE, &val32);
6479         printk("DEBUG: PCI status [%04x] TG3PCI state[%08x]\n",
6480                val16, val32);
6481
6482         /* MAC block */
6483         printk("DEBUG: MAC_MODE[%08x] MAC_STATUS[%08x]\n",
6484                tr32(MAC_MODE), tr32(MAC_STATUS));
6485         printk("       MAC_EVENT[%08x] MAC_LED_CTRL[%08x]\n",
6486                tr32(MAC_EVENT), tr32(MAC_LED_CTRL));
6487         printk("DEBUG: MAC_TX_MODE[%08x] MAC_TX_STATUS[%08x]\n",
6488                tr32(MAC_TX_MODE), tr32(MAC_TX_STATUS));
6489         printk("       MAC_RX_MODE[%08x] MAC_RX_STATUS[%08x]\n",
6490                tr32(MAC_RX_MODE), tr32(MAC_RX_STATUS));
6491
6492         /* Send data initiator control block */
6493         printk("DEBUG: SNDDATAI_MODE[%08x] SNDDATAI_STATUS[%08x]\n",
6494                tr32(SNDDATAI_MODE), tr32(SNDDATAI_STATUS));
6495         printk("       SNDDATAI_STATSCTRL[%08x]\n",
6496                tr32(SNDDATAI_STATSCTRL));
6497
6498         /* Send data completion control block */
6499         printk("DEBUG: SNDDATAC_MODE[%08x]\n", tr32(SNDDATAC_MODE));
6500
6501         /* Send BD ring selector block */
6502         printk("DEBUG: SNDBDS_MODE[%08x] SNDBDS_STATUS[%08x]\n",
6503                tr32(SNDBDS_MODE), tr32(SNDBDS_STATUS));
6504
6505         /* Send BD initiator control block */
6506         printk("DEBUG: SNDBDI_MODE[%08x] SNDBDI_STATUS[%08x]\n",
6507                tr32(SNDBDI_MODE), tr32(SNDBDI_STATUS));
6508
6509         /* Send BD completion control block */
6510         printk("DEBUG: SNDBDC_MODE[%08x]\n", tr32(SNDBDC_MODE));
6511
6512         /* Receive list placement control block */
6513         printk("DEBUG: RCVLPC_MODE[%08x] RCVLPC_STATUS[%08x]\n",
6514                tr32(RCVLPC_MODE), tr32(RCVLPC_STATUS));
6515         printk("       RCVLPC_STATSCTRL[%08x]\n",
6516                tr32(RCVLPC_STATSCTRL));
6517
6518         /* Receive data and receive BD initiator control block */
6519         printk("DEBUG: RCVDBDI_MODE[%08x] RCVDBDI_STATUS[%08x]\n",
6520                tr32(RCVDBDI_MODE), tr32(RCVDBDI_STATUS));
6521
6522         /* Receive data completion control block */
6523         printk("DEBUG: RCVDCC_MODE[%08x]\n",
6524                tr32(RCVDCC_MODE));
6525
6526         /* Receive BD initiator control block */
6527         printk("DEBUG: RCVBDI_MODE[%08x] RCVBDI_STATUS[%08x]\n",
6528                tr32(RCVBDI_MODE), tr32(RCVBDI_STATUS));
6529
6530         /* Receive BD completion control block */
6531         printk("DEBUG: RCVCC_MODE[%08x] RCVCC_STATUS[%08x]\n",
6532                tr32(RCVCC_MODE), tr32(RCVCC_STATUS));
6533
6534         /* Receive list selector control block */
6535         printk("DEBUG: RCVLSC_MODE[%08x] RCVLSC_STATUS[%08x]\n",
6536                tr32(RCVLSC_MODE), tr32(RCVLSC_STATUS));
6537
6538         /* Mbuf cluster free block */
6539         printk("DEBUG: MBFREE_MODE[%08x] MBFREE_STATUS[%08x]\n",
6540                tr32(MBFREE_MODE), tr32(MBFREE_STATUS));
6541
6542         /* Host coalescing control block */
6543         printk("DEBUG: HOSTCC_MODE[%08x] HOSTCC_STATUS[%08x]\n",
6544                tr32(HOSTCC_MODE), tr32(HOSTCC_STATUS));
6545         printk("DEBUG: HOSTCC_STATS_BLK_HOST_ADDR[%08x%08x]\n",
6546                tr32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH),
6547                tr32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW));
6548         printk("DEBUG: HOSTCC_STATUS_BLK_HOST_ADDR[%08x%08x]\n",
6549                tr32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH),
6550                tr32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW));
6551         printk("DEBUG: HOSTCC_STATS_BLK_NIC_ADDR[%08x]\n",
6552                tr32(HOSTCC_STATS_BLK_NIC_ADDR));
6553         printk("DEBUG: HOSTCC_STATUS_BLK_NIC_ADDR[%08x]\n",
6554                tr32(HOSTCC_STATUS_BLK_NIC_ADDR));
6555
6556         /* Memory arbiter control block */
6557         printk("DEBUG: MEMARB_MODE[%08x] MEMARB_STATUS[%08x]\n",
6558                tr32(MEMARB_MODE), tr32(MEMARB_STATUS));
6559
6560         /* Buffer manager control block */
6561         printk("DEBUG: BUFMGR_MODE[%08x] BUFMGR_STATUS[%08x]\n",
6562                tr32(BUFMGR_MODE), tr32(BUFMGR_STATUS));
6563         printk("DEBUG: BUFMGR_MB_POOL_ADDR[%08x] BUFMGR_MB_POOL_SIZE[%08x]\n",
6564                tr32(BUFMGR_MB_POOL_ADDR), tr32(BUFMGR_MB_POOL_SIZE));
6565         printk("DEBUG: BUFMGR_DMA_DESC_POOL_ADDR[%08x] "
6566                "BUFMGR_DMA_DESC_POOL_SIZE[%08x]\n",
6567                tr32(BUFMGR_DMA_DESC_POOL_ADDR),
6568                tr32(BUFMGR_DMA_DESC_POOL_SIZE));
6569
6570         /* Read DMA control block */
6571         printk("DEBUG: RDMAC_MODE[%08x] RDMAC_STATUS[%08x]\n",
6572                tr32(RDMAC_MODE), tr32(RDMAC_STATUS));
6573
6574         /* Write DMA control block */
6575         printk("DEBUG: WDMAC_MODE[%08x] WDMAC_STATUS[%08x]\n",
6576                tr32(WDMAC_MODE), tr32(WDMAC_STATUS));
6577
6578         /* DMA completion block */
6579         printk("DEBUG: DMAC_MODE[%08x]\n",
6580                tr32(DMAC_MODE));
6581
6582         /* GRC block */
6583         printk("DEBUG: GRC_MODE[%08x] GRC_MISC_CFG[%08x]\n",
6584                tr32(GRC_MODE), tr32(GRC_MISC_CFG));
6585         printk("DEBUG: GRC_LOCAL_CTRL[%08x]\n",
6586                tr32(GRC_LOCAL_CTRL));
6587
6588         /* TG3_BDINFOs */
6589         printk("DEBUG: RCVDBDI_JUMBO_BD[%08x%08x:%08x:%08x]\n",
6590                tr32(RCVDBDI_JUMBO_BD + 0x0),
6591                tr32(RCVDBDI_JUMBO_BD + 0x4),
6592                tr32(RCVDBDI_JUMBO_BD + 0x8),
6593                tr32(RCVDBDI_JUMBO_BD + 0xc));
6594         printk("DEBUG: RCVDBDI_STD_BD[%08x%08x:%08x:%08x]\n",
6595                tr32(RCVDBDI_STD_BD + 0x0),
6596                tr32(RCVDBDI_STD_BD + 0x4),
6597                tr32(RCVDBDI_STD_BD + 0x8),
6598                tr32(RCVDBDI_STD_BD + 0xc));
6599         printk("DEBUG: RCVDBDI_MINI_BD[%08x%08x:%08x:%08x]\n",
6600                tr32(RCVDBDI_MINI_BD + 0x0),
6601                tr32(RCVDBDI_MINI_BD + 0x4),
6602                tr32(RCVDBDI_MINI_BD + 0x8),
6603                tr32(RCVDBDI_MINI_BD + 0xc));
6604
6605         tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0x0, &val32);
6606         tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0x4, &val32_2);
6607         tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0x8, &val32_3);
6608         tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0xc, &val32_4);
6609         printk("DEBUG: SRAM_SEND_RCB_0[%08x%08x:%08x:%08x]\n",
6610                val32, val32_2, val32_3, val32_4);
6611
6612         tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0x0, &val32);
6613         tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0x4, &val32_2);
6614         tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0x8, &val32_3);
6615         tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0xc, &val32_4);
6616         printk("DEBUG: SRAM_RCV_RET_RCB_0[%08x%08x:%08x:%08x]\n",
6617                val32, val32_2, val32_3, val32_4);
6618
6619         tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x0, &val32);
6620         tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x4, &val32_2);
6621         tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x8, &val32_3);
6622         tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0xc, &val32_4);
6623         tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x10, &val32_5);
6624         printk("DEBUG: SRAM_STATUS_BLK[%08x:%08x:%08x:%08x:%08x]\n",
6625                val32, val32_2, val32_3, val32_4, val32_5);
6626
6627         /* SW status block */
6628         printk("DEBUG: Host status block [%08x:%08x:(%04x:%04x:%04x):(%04x:%04x)]\n",
6629                tp->hw_status->status,
6630                tp->hw_status->status_tag,
6631                tp->hw_status->rx_jumbo_consumer,
6632                tp->hw_status->rx_consumer,
6633                tp->hw_status->rx_mini_consumer,
6634                tp->hw_status->idx[0].rx_producer,
6635                tp->hw_status->idx[0].tx_consumer);
6636
6637         /* SW statistics block */
6638         printk("DEBUG: Host statistics block [%08x:%08x:%08x:%08x]\n",
6639                ((u32 *)tp->hw_stats)[0],
6640                ((u32 *)tp->hw_stats)[1],
6641                ((u32 *)tp->hw_stats)[2],
6642                ((u32 *)tp->hw_stats)[3]);
6643
6644         /* Mailboxes */
6645         printk("DEBUG: SNDHOST_PROD[%08x%08x] SNDNIC_PROD[%08x%08x]\n",
6646                tr32_mailbox(MAILBOX_SNDHOST_PROD_IDX_0 + 0x0),
6647                tr32_mailbox(MAILBOX_SNDHOST_PROD_IDX_0 + 0x4),
6648                tr32_mailbox(MAILBOX_SNDNIC_PROD_IDX_0 + 0x0),
6649                tr32_mailbox(MAILBOX_SNDNIC_PROD_IDX_0 + 0x4));
6650
6651         /* NIC side send descriptors. */
6652         for (i = 0; i < 6; i++) {
6653                 unsigned long txd;
6654
6655                 txd = tp->regs + NIC_SRAM_WIN_BASE + NIC_SRAM_TX_BUFFER_DESC
6656                         + (i * sizeof(struct tg3_tx_buffer_desc));
6657                 printk("DEBUG: NIC TXD(%d)[%08x:%08x:%08x:%08x]\n",
6658                        i,
6659                        readl(txd + 0x0), readl(txd + 0x4),
6660                        readl(txd + 0x8), readl(txd + 0xc));
6661         }
6662
6663         /* NIC side RX descriptors. */
6664         for (i = 0; i < 6; i++) {
6665                 unsigned long rxd;
6666
6667                 rxd = tp->regs + NIC_SRAM_WIN_BASE + NIC_SRAM_RX_BUFFER_DESC
6668                         + (i * sizeof(struct tg3_rx_buffer_desc));
6669                 printk("DEBUG: NIC RXD_STD(%d)[0][%08x:%08x:%08x:%08x]\n",
6670                        i,
6671                        readl(rxd + 0x0), readl(rxd + 0x4),
6672                        readl(rxd + 0x8), readl(rxd + 0xc));
6673                 rxd += (4 * sizeof(u32));
6674                 printk("DEBUG: NIC RXD_STD(%d)[1][%08x:%08x:%08x:%08x]\n",
6675                        i,
6676                        readl(rxd + 0x0), readl(rxd + 0x4),
6677                        readl(rxd + 0x8), readl(rxd + 0xc));
6678         }
6679
6680         for (i = 0; i < 6; i++) {
6681                 unsigned long rxd;
6682
6683                 rxd = tp->regs + NIC_SRAM_WIN_BASE + NIC_SRAM_RX_JUMBO_BUFFER_DESC
6684                         + (i * sizeof(struct tg3_rx_buffer_desc));
6685                 printk("DEBUG: NIC RXD_JUMBO(%d)[0][%08x:%08x:%08x:%08x]\n",
6686                        i,
6687                        readl(rxd + 0x0), readl(rxd + 0x4),
6688                        readl(rxd + 0x8), readl(rxd + 0xc));
6689                 rxd += (4 * sizeof(u32));
6690                 printk("DEBUG: NIC RXD_JUMBO(%d)[1][%08x:%08x:%08x:%08x]\n",
6691                        i,
6692                        readl(rxd + 0x0), readl(rxd + 0x4),
6693                        readl(rxd + 0x8), readl(rxd + 0xc));
6694         }
6695 }
6696 #endif
6697
6698 static struct net_device_stats *tg3_get_stats(struct net_device *);
6699 static struct tg3_ethtool_stats *tg3_get_estats(struct tg3 *);
6700
6701 static int tg3_close(struct net_device *dev)
6702 {
6703         struct tg3 *tp = netdev_priv(dev);
6704
6705         netif_stop_queue(dev);
6706
6707         del_timer_sync(&tp->timer);
6708
6709         tg3_full_lock(tp, 1);
6710 #if 0
6711         tg3_dump_state(tp);
6712 #endif
6713
6714         tg3_disable_ints(tp);
6715
6716         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
6717         tg3_free_rings(tp);
6718         tp->tg3_flags &=
6719                 ~(TG3_FLAG_INIT_COMPLETE |
6720                   TG3_FLAG_GOT_SERDES_FLOWCTL);
6721         netif_carrier_off(tp->dev);
6722
6723         tg3_full_unlock(tp);
6724
6725         free_irq(tp->pdev->irq, dev);
6726         if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
6727                 pci_disable_msi(tp->pdev);
6728                 tp->tg3_flags2 &= ~TG3_FLG2_USING_MSI;
6729         }
6730
6731         memcpy(&tp->net_stats_prev, tg3_get_stats(tp->dev),
6732                sizeof(tp->net_stats_prev));
6733         memcpy(&tp->estats_prev, tg3_get_estats(tp),
6734                sizeof(tp->estats_prev));
6735
6736         tg3_free_consistent(tp);
6737
6738         return 0;
6739 }
6740
6741 static inline unsigned long get_stat64(tg3_stat64_t *val)
6742 {
6743         unsigned long ret;
6744
6745 #if (BITS_PER_LONG == 32)
6746         ret = val->low;
6747 #else
6748         ret = ((u64)val->high << 32) | ((u64)val->low);
6749 #endif
6750         return ret;
6751 }
6752
6753 static unsigned long calc_crc_errors(struct tg3 *tp)
6754 {
6755         struct tg3_hw_stats *hw_stats = tp->hw_stats;
6756
6757         if (!(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) &&
6758             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
6759              GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701)) {
6760                 u32 val;
6761
6762                 spin_lock_bh(&tp->lock);
6763                 if (!tg3_readphy(tp, 0x1e, &val)) {
6764                         tg3_writephy(tp, 0x1e, val | 0x8000);
6765                         tg3_readphy(tp, 0x14, &val);
6766                 } else
6767                         val = 0;
6768                 spin_unlock_bh(&tp->lock);
6769
6770                 tp->phy_crc_errors += val;
6771
6772                 return tp->phy_crc_errors;
6773         }
6774
6775         return get_stat64(&hw_stats->rx_fcs_errors);
6776 }
6777
6778 #define ESTAT_ADD(member) \
6779         estats->member =        old_estats->member + \
6780                                 get_stat64(&hw_stats->member)
6781
6782 static struct tg3_ethtool_stats *tg3_get_estats(struct tg3 *tp)
6783 {
6784         struct tg3_ethtool_stats *estats = &tp->estats;
6785         struct tg3_ethtool_stats *old_estats = &tp->estats_prev;
6786         struct tg3_hw_stats *hw_stats = tp->hw_stats;
6787
6788         if (!hw_stats)
6789                 return old_estats;
6790
6791         ESTAT_ADD(rx_octets);
6792         ESTAT_ADD(rx_fragments);
6793         ESTAT_ADD(rx_ucast_packets);
6794         ESTAT_ADD(rx_mcast_packets);
6795         ESTAT_ADD(rx_bcast_packets);
6796         ESTAT_ADD(rx_fcs_errors);
6797         ESTAT_ADD(rx_align_errors);
6798         ESTAT_ADD(rx_xon_pause_rcvd);
6799         ESTAT_ADD(rx_xoff_pause_rcvd);
6800         ESTAT_ADD(rx_mac_ctrl_rcvd);
6801         ESTAT_ADD(rx_xoff_entered);
6802         ESTAT_ADD(rx_frame_too_long_errors);
6803         ESTAT_ADD(rx_jabbers);
6804         ESTAT_ADD(rx_undersize_packets);
6805         ESTAT_ADD(rx_in_length_errors);
6806         ESTAT_ADD(rx_out_length_errors);
6807         ESTAT_ADD(rx_64_or_less_octet_packets);
6808         ESTAT_ADD(rx_65_to_127_octet_packets);
6809         ESTAT_ADD(rx_128_to_255_octet_packets);
6810         ESTAT_ADD(rx_256_to_511_octet_packets);
6811         ESTAT_ADD(rx_512_to_1023_octet_packets);
6812         ESTAT_ADD(rx_1024_to_1522_octet_packets);
6813         ESTAT_ADD(rx_1523_to_2047_octet_packets);
6814         ESTAT_ADD(rx_2048_to_4095_octet_packets);
6815         ESTAT_ADD(rx_4096_to_8191_octet_packets);
6816         ESTAT_ADD(rx_8192_to_9022_octet_packets);
6817
6818         ESTAT_ADD(tx_octets);
6819         ESTAT_ADD(tx_collisions);
6820         ESTAT_ADD(tx_xon_sent);
6821         ESTAT_ADD(tx_xoff_sent);
6822         ESTAT_ADD(tx_flow_control);
6823         ESTAT_ADD(tx_mac_errors);
6824         ESTAT_ADD(tx_single_collisions);
6825         ESTAT_ADD(tx_mult_collisions);
6826         ESTAT_ADD(tx_deferred);
6827         ESTAT_ADD(tx_excessive_collisions);
6828         ESTAT_ADD(tx_late_collisions);
6829         ESTAT_ADD(tx_collide_2times);
6830         ESTAT_ADD(tx_collide_3times);
6831         ESTAT_ADD(tx_collide_4times);
6832         ESTAT_ADD(tx_collide_5times);
6833         ESTAT_ADD(tx_collide_6times);
6834         ESTAT_ADD(tx_collide_7times);
6835         ESTAT_ADD(tx_collide_8times);
6836         ESTAT_ADD(tx_collide_9times);
6837         ESTAT_ADD(tx_collide_10times);
6838         ESTAT_ADD(tx_collide_11times);
6839         ESTAT_ADD(tx_collide_12times);
6840         ESTAT_ADD(tx_collide_13times);
6841         ESTAT_ADD(tx_collide_14times);
6842         ESTAT_ADD(tx_collide_15times);
6843         ESTAT_ADD(tx_ucast_packets);
6844         ESTAT_ADD(tx_mcast_packets);
6845         ESTAT_ADD(tx_bcast_packets);
6846         ESTAT_ADD(tx_carrier_sense_errors);
6847         ESTAT_ADD(tx_discards);
6848         ESTAT_ADD(tx_errors);
6849
6850         ESTAT_ADD(dma_writeq_full);
6851         ESTAT_ADD(dma_write_prioq_full);
6852         ESTAT_ADD(rxbds_empty);
6853         ESTAT_ADD(rx_discards);
6854         ESTAT_ADD(rx_errors);
6855         ESTAT_ADD(rx_threshold_hit);
6856
6857         ESTAT_ADD(dma_readq_full);
6858         ESTAT_ADD(dma_read_prioq_full);
6859         ESTAT_ADD(tx_comp_queue_full);
6860
6861         ESTAT_ADD(ring_set_send_prod_index);
6862         ESTAT_ADD(ring_status_update);
6863         ESTAT_ADD(nic_irqs);
6864         ESTAT_ADD(nic_avoided_irqs);
6865         ESTAT_ADD(nic_tx_threshold_hit);
6866
6867         return estats;
6868 }
6869
6870 static struct net_device_stats *tg3_get_stats(struct net_device *dev)
6871 {
6872         struct tg3 *tp = netdev_priv(dev);
6873         struct net_device_stats *stats = &tp->net_stats;
6874         struct net_device_stats *old_stats = &tp->net_stats_prev;
6875         struct tg3_hw_stats *hw_stats = tp->hw_stats;
6876
6877         if (!hw_stats)
6878                 return old_stats;
6879
6880         stats->rx_packets = old_stats->rx_packets +
6881                 get_stat64(&hw_stats->rx_ucast_packets) +
6882                 get_stat64(&hw_stats->rx_mcast_packets) +
6883                 get_stat64(&hw_stats->rx_bcast_packets);
6884
6885         stats->tx_packets = old_stats->tx_packets +
6886                 get_stat64(&hw_stats->tx_ucast_packets) +
6887                 get_stat64(&hw_stats->tx_mcast_packets) +
6888                 get_stat64(&hw_stats->tx_bcast_packets);
6889
6890         stats->rx_bytes = old_stats->rx_bytes +
6891                 get_stat64(&hw_stats->rx_octets);
6892         stats->tx_bytes = old_stats->tx_bytes +
6893                 get_stat64(&hw_stats->tx_octets);
6894
6895         stats->rx_errors = old_stats->rx_errors +
6896                 get_stat64(&hw_stats->rx_errors);
6897         stats->tx_errors = old_stats->tx_errors +
6898                 get_stat64(&hw_stats->tx_errors) +
6899                 get_stat64(&hw_stats->tx_mac_errors) +
6900                 get_stat64(&hw_stats->tx_carrier_sense_errors) +
6901                 get_stat64(&hw_stats->tx_discards);
6902
6903         stats->multicast = old_stats->multicast +
6904                 get_stat64(&hw_stats->rx_mcast_packets);
6905         stats->collisions = old_stats->collisions +
6906                 get_stat64(&hw_stats->tx_collisions);
6907
6908         stats->rx_length_errors = old_stats->rx_length_errors +
6909                 get_stat64(&hw_stats->rx_frame_too_long_errors) +
6910                 get_stat64(&hw_stats->rx_undersize_packets);
6911
6912         stats->rx_over_errors = old_stats->rx_over_errors +
6913                 get_stat64(&hw_stats->rxbds_empty);
6914         stats->rx_frame_errors = old_stats->rx_frame_errors +
6915                 get_stat64(&hw_stats->rx_align_errors);
6916         stats->tx_aborted_errors = old_stats->tx_aborted_errors +
6917                 get_stat64(&hw_stats->tx_discards);
6918         stats->tx_carrier_errors = old_stats->tx_carrier_errors +
6919                 get_stat64(&hw_stats->tx_carrier_sense_errors);
6920
6921         stats->rx_crc_errors = old_stats->rx_crc_errors +
6922                 calc_crc_errors(tp);
6923
6924         stats->rx_missed_errors = old_stats->rx_missed_errors +
6925                 get_stat64(&hw_stats->rx_discards);
6926
6927         return stats;
6928 }
6929
6930 static inline u32 calc_crc(unsigned char *buf, int len)
6931 {
6932         u32 reg;
6933         u32 tmp;
6934         int j, k;
6935
6936         reg = 0xffffffff;
6937
6938         for (j = 0; j < len; j++) {
6939                 reg ^= buf[j];
6940
6941                 for (k = 0; k < 8; k++) {
6942                         tmp = reg & 0x01;
6943
6944                         reg >>= 1;
6945
6946                         if (tmp) {
6947                                 reg ^= 0xedb88320;
6948                         }
6949                 }
6950         }
6951
6952         return ~reg;
6953 }
6954
6955 static void tg3_set_multi(struct tg3 *tp, unsigned int accept_all)
6956 {
6957         /* accept or reject all multicast frames */
6958         tw32(MAC_HASH_REG_0, accept_all ? 0xffffffff : 0);
6959         tw32(MAC_HASH_REG_1, accept_all ? 0xffffffff : 0);
6960         tw32(MAC_HASH_REG_2, accept_all ? 0xffffffff : 0);
6961         tw32(MAC_HASH_REG_3, accept_all ? 0xffffffff : 0);
6962 }
6963
6964 static void __tg3_set_rx_mode(struct net_device *dev)
6965 {
6966         struct tg3 *tp = netdev_priv(dev);
6967         u32 rx_mode;
6968
6969         rx_mode = tp->rx_mode & ~(RX_MODE_PROMISC |
6970                                   RX_MODE_KEEP_VLAN_TAG);
6971
6972         /* When ASF is in use, we always keep the RX_MODE_KEEP_VLAN_TAG
6973          * flag clear.
6974          */
6975 #if TG3_VLAN_TAG_USED
6976         if (!tp->vlgrp &&
6977             !(tp->tg3_flags & TG3_FLAG_ENABLE_ASF))
6978                 rx_mode |= RX_MODE_KEEP_VLAN_TAG;
6979 #else
6980         /* By definition, VLAN is disabled always in this
6981          * case.
6982          */
6983         if (!(tp->tg3_flags & TG3_FLAG_ENABLE_ASF))
6984                 rx_mode |= RX_MODE_KEEP_VLAN_TAG;
6985 #endif
6986
6987         if (dev->flags & IFF_PROMISC) {
6988                 /* Promiscuous mode. */
6989                 rx_mode |= RX_MODE_PROMISC;
6990         } else if (dev->flags & IFF_ALLMULTI) {
6991                 /* Accept all multicast. */
6992                 tg3_set_multi (tp, 1);
6993         } else if (dev->mc_count < 1) {
6994                 /* Reject all multicast. */
6995                 tg3_set_multi (tp, 0);
6996         } else {
6997                 /* Accept one or more multicast(s). */
6998                 struct dev_mc_list *mclist;
6999                 unsigned int i;
7000                 u32 mc_filter[4] = { 0, };
7001                 u32 regidx;
7002                 u32 bit;
7003                 u32 crc;
7004
7005                 for (i = 0, mclist = dev->mc_list; mclist && i < dev->mc_count;
7006                      i++, mclist = mclist->next) {
7007
7008                         crc = calc_crc (mclist->dmi_addr, ETH_ALEN);
7009                         bit = ~crc & 0x7f;
7010                         regidx = (bit & 0x60) >> 5;
7011                         bit &= 0x1f;
7012                         mc_filter[regidx] |= (1 << bit);
7013                 }
7014
7015                 tw32(MAC_HASH_REG_0, mc_filter[0]);
7016                 tw32(MAC_HASH_REG_1, mc_filter[1]);
7017                 tw32(MAC_HASH_REG_2, mc_filter[2]);
7018                 tw32(MAC_HASH_REG_3, mc_filter[3]);
7019         }
7020
7021         if (rx_mode != tp->rx_mode) {
7022                 tp->rx_mode = rx_mode;
7023                 tw32_f(MAC_RX_MODE, rx_mode);
7024                 udelay(10);
7025         }
7026 }
7027
7028 static void tg3_set_rx_mode(struct net_device *dev)
7029 {
7030         struct tg3 *tp = netdev_priv(dev);
7031
7032         tg3_full_lock(tp, 0);
7033         __tg3_set_rx_mode(dev);
7034         tg3_full_unlock(tp);
7035 }
7036
7037 #define TG3_REGDUMP_LEN         (32 * 1024)
7038
7039 static int tg3_get_regs_len(struct net_device *dev)
7040 {
7041         return TG3_REGDUMP_LEN;
7042 }
7043
7044 static void tg3_get_regs(struct net_device *dev,
7045                 struct ethtool_regs *regs, void *_p)
7046 {
7047         u32 *p = _p;
7048         struct tg3 *tp = netdev_priv(dev);
7049         u8 *orig_p = _p;
7050         int i;
7051
7052         regs->version = 0;
7053
7054         memset(p, 0, TG3_REGDUMP_LEN);
7055
7056         tg3_full_lock(tp, 0);
7057
7058 #define __GET_REG32(reg)        (*(p)++ = tr32(reg))
7059 #define GET_REG32_LOOP(base,len)                \
7060 do {    p = (u32 *)(orig_p + (base));           \
7061         for (i = 0; i < len; i += 4)            \
7062                 __GET_REG32((base) + i);        \
7063 } while (0)
7064 #define GET_REG32_1(reg)                        \
7065 do {    p = (u32 *)(orig_p + (reg));            \
7066         __GET_REG32((reg));                     \
7067 } while (0)
7068
7069         GET_REG32_LOOP(TG3PCI_VENDOR, 0xb0);
7070         GET_REG32_LOOP(MAILBOX_INTERRUPT_0, 0x200);
7071         GET_REG32_LOOP(MAC_MODE, 0x4f0);
7072         GET_REG32_LOOP(SNDDATAI_MODE, 0xe0);
7073         GET_REG32_1(SNDDATAC_MODE);
7074         GET_REG32_LOOP(SNDBDS_MODE, 0x80);
7075         GET_REG32_LOOP(SNDBDI_MODE, 0x48);
7076         GET_REG32_1(SNDBDC_MODE);
7077         GET_REG32_LOOP(RCVLPC_MODE, 0x20);
7078         GET_REG32_LOOP(RCVLPC_SELLST_BASE, 0x15c);
7079         GET_REG32_LOOP(RCVDBDI_MODE, 0x0c);
7080         GET_REG32_LOOP(RCVDBDI_JUMBO_BD, 0x3c);
7081         GET_REG32_LOOP(RCVDBDI_BD_PROD_IDX_0, 0x44);
7082         GET_REG32_1(RCVDCC_MODE);
7083         GET_REG32_LOOP(RCVBDI_MODE, 0x20);
7084         GET_REG32_LOOP(RCVCC_MODE, 0x14);
7085         GET_REG32_LOOP(RCVLSC_MODE, 0x08);
7086         GET_REG32_1(MBFREE_MODE);
7087         GET_REG32_LOOP(HOSTCC_MODE, 0x100);
7088         GET_REG32_LOOP(MEMARB_MODE, 0x10);
7089         GET_REG32_LOOP(BUFMGR_MODE, 0x58);
7090         GET_REG32_LOOP(RDMAC_MODE, 0x08);
7091         GET_REG32_LOOP(WDMAC_MODE, 0x08);
7092         GET_REG32_LOOP(RX_CPU_BASE, 0x280);
7093         GET_REG32_LOOP(TX_CPU_BASE, 0x280);
7094         GET_REG32_LOOP(GRCMBOX_INTERRUPT_0, 0x110);
7095         GET_REG32_LOOP(FTQ_RESET, 0x120);
7096         GET_REG32_LOOP(MSGINT_MODE, 0x0c);
7097         GET_REG32_1(DMAC_MODE);
7098         GET_REG32_LOOP(GRC_MODE, 0x4c);
7099         if (tp->tg3_flags & TG3_FLAG_NVRAM)
7100                 GET_REG32_LOOP(NVRAM_CMD, 0x24);
7101
7102 #undef __GET_REG32
7103 #undef GET_REG32_LOOP
7104 #undef GET_REG32_1
7105
7106         tg3_full_unlock(tp);
7107 }
7108
7109 static int tg3_get_eeprom_len(struct net_device *dev)
7110 {
7111         struct tg3 *tp = netdev_priv(dev);
7112
7113         return tp->nvram_size;
7114 }
7115
7116 static int tg3_nvram_read(struct tg3 *tp, u32 offset, u32 *val);
7117
7118 static int tg3_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom, u8 *data)
7119 {
7120         struct tg3 *tp = netdev_priv(dev);
7121         int ret;
7122         u8  *pd;
7123         u32 i, offset, len, val, b_offset, b_count;
7124
7125         offset = eeprom->offset;
7126         len = eeprom->len;
7127         eeprom->len = 0;
7128
7129         eeprom->magic = TG3_EEPROM_MAGIC;
7130
7131         if (offset & 3) {
7132                 /* adjustments to start on required 4 byte boundary */
7133                 b_offset = offset & 3;
7134                 b_count = 4 - b_offset;
7135                 if (b_count > len) {
7136                         /* i.e. offset=1 len=2 */
7137                         b_count = len;
7138                 }
7139                 ret = tg3_nvram_read(tp, offset-b_offset, &val);
7140                 if (ret)
7141                         return ret;
7142                 val = cpu_to_le32(val);
7143                 memcpy(data, ((char*)&val) + b_offset, b_count);
7144                 len -= b_count;
7145                 offset += b_count;
7146                 eeprom->len += b_count;
7147         }
7148
7149         /* read bytes upto the last 4 byte boundary */
7150         pd = &data[eeprom->len];
7151         for (i = 0; i < (len - (len & 3)); i += 4) {
7152                 ret = tg3_nvram_read(tp, offset + i, &val);
7153                 if (ret) {
7154                         eeprom->len += i;
7155                         return ret;
7156                 }
7157                 val = cpu_to_le32(val);
7158                 memcpy(pd + i, &val, 4);
7159         }
7160         eeprom->len += i;
7161
7162         if (len & 3) {
7163                 /* read last bytes not ending on 4 byte boundary */
7164                 pd = &data[eeprom->len];
7165                 b_count = len & 3;
7166                 b_offset = offset + len - b_count;
7167                 ret = tg3_nvram_read(tp, b_offset, &val);
7168                 if (ret)
7169                         return ret;
7170                 val = cpu_to_le32(val);
7171                 memcpy(pd, ((char*)&val), b_count);
7172                 eeprom->len += b_count;
7173         }
7174         return 0;
7175 }
7176
7177 static int tg3_nvram_write_block(struct tg3 *tp, u32 offset, u32 len, u8 *buf);
7178
7179 static int tg3_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom, u8 *data)
7180 {
7181         struct tg3 *tp = netdev_priv(dev);
7182         int ret;
7183         u32 offset, len, b_offset, odd_len, start, end;
7184         u8 *buf;
7185
7186         if (eeprom->magic != TG3_EEPROM_MAGIC)
7187                 return -EINVAL;
7188
7189         offset = eeprom->offset;
7190         len = eeprom->len;
7191
7192         if ((b_offset = (offset & 3))) {
7193                 /* adjustments to start on required 4 byte boundary */
7194                 ret = tg3_nvram_read(tp, offset-b_offset, &start);
7195                 if (ret)
7196                         return ret;
7197                 start = cpu_to_le32(start);
7198                 len += b_offset;
7199                 offset &= ~3;
7200                 if (len < 4)
7201                         len = 4;
7202         }
7203
7204         odd_len = 0;
7205         if (len & 3) {
7206                 /* adjustments to end on required 4 byte boundary */
7207                 odd_len = 1;
7208                 len = (len + 3) & ~3;
7209                 ret = tg3_nvram_read(tp, offset+len-4, &end);
7210                 if (ret)
7211                         return ret;
7212                 end = cpu_to_le32(end);
7213         }
7214
7215         buf = data;
7216         if (b_offset || odd_len) {
7217                 buf = kmalloc(len, GFP_KERNEL);
7218                 if (buf == 0)
7219                         return -ENOMEM;
7220                 if (b_offset)
7221                         memcpy(buf, &start, 4);
7222                 if (odd_len)
7223                         memcpy(buf+len-4, &end, 4);
7224                 memcpy(buf + b_offset, data, eeprom->len);
7225         }
7226
7227         ret = tg3_nvram_write_block(tp, offset, len, buf);
7228
7229         if (buf != data)
7230                 kfree(buf);
7231
7232         return ret;
7233 }
7234
7235 static int tg3_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
7236 {
7237         struct tg3 *tp = netdev_priv(dev);
7238
7239         cmd->supported = (SUPPORTED_Autoneg);
7240
7241         if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY))
7242                 cmd->supported |= (SUPPORTED_1000baseT_Half |
7243                                    SUPPORTED_1000baseT_Full);
7244
7245         if (!(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES))
7246                 cmd->supported |= (SUPPORTED_100baseT_Half |
7247                                   SUPPORTED_100baseT_Full |
7248                                   SUPPORTED_10baseT_Half |
7249                                   SUPPORTED_10baseT_Full |
7250                                   SUPPORTED_MII);
7251         else
7252                 cmd->supported |= SUPPORTED_FIBRE;
7253
7254         cmd->advertising = tp->link_config.advertising;
7255         if (netif_running(dev)) {
7256                 cmd->speed = tp->link_config.active_speed;
7257                 cmd->duplex = tp->link_config.active_duplex;
7258         }
7259         cmd->port = 0;
7260         cmd->phy_address = PHY_ADDR;
7261         cmd->transceiver = 0;
7262         cmd->autoneg = tp->link_config.autoneg;
7263         cmd->maxtxpkt = 0;
7264         cmd->maxrxpkt = 0;
7265         return 0;
7266 }
7267
7268 static int tg3_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
7269 {
7270         struct tg3 *tp = netdev_priv(dev);
7271
7272         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
7273                 /* These are the only valid advertisement bits allowed.  */
7274                 if (cmd->autoneg == AUTONEG_ENABLE &&
7275                     (cmd->advertising & ~(ADVERTISED_1000baseT_Half |
7276                                           ADVERTISED_1000baseT_Full |
7277                                           ADVERTISED_Autoneg |
7278                                           ADVERTISED_FIBRE)))
7279                         return -EINVAL;
7280         }
7281
7282         tg3_full_lock(tp, 0);
7283
7284         tp->link_config.autoneg = cmd->autoneg;
7285         if (cmd->autoneg == AUTONEG_ENABLE) {
7286                 tp->link_config.advertising = cmd->advertising;
7287                 tp->link_config.speed = SPEED_INVALID;
7288                 tp->link_config.duplex = DUPLEX_INVALID;
7289         } else {
7290                 tp->link_config.advertising = 0;
7291                 tp->link_config.speed = cmd->speed;
7292                 tp->link_config.duplex = cmd->duplex;
7293         }
7294
7295         if (netif_running(dev))
7296                 tg3_setup_phy(tp, 1);
7297
7298         tg3_full_unlock(tp);
7299
7300         return 0;
7301 }
7302
7303 static void tg3_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info)
7304 {
7305         struct tg3 *tp = netdev_priv(dev);
7306
7307         strcpy(info->driver, DRV_MODULE_NAME);
7308         strcpy(info->version, DRV_MODULE_VERSION);
7309         strcpy(info->bus_info, pci_name(tp->pdev));
7310 }
7311
7312 static void tg3_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
7313 {
7314         struct tg3 *tp = netdev_priv(dev);
7315
7316         wol->supported = WAKE_MAGIC;
7317         wol->wolopts = 0;
7318         if (tp->tg3_flags & TG3_FLAG_WOL_ENABLE)
7319                 wol->wolopts = WAKE_MAGIC;
7320         memset(&wol->sopass, 0, sizeof(wol->sopass));
7321 }
7322
7323 static int tg3_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
7324 {
7325         struct tg3 *tp = netdev_priv(dev);
7326
7327         if (wol->wolopts & ~WAKE_MAGIC)
7328                 return -EINVAL;
7329         if ((wol->wolopts & WAKE_MAGIC) &&
7330             tp->tg3_flags2 & TG3_FLG2_PHY_SERDES &&
7331             !(tp->tg3_flags & TG3_FLAG_SERDES_WOL_CAP))
7332                 return -EINVAL;
7333
7334         spin_lock_bh(&tp->lock);
7335         if (wol->wolopts & WAKE_MAGIC)
7336                 tp->tg3_flags |= TG3_FLAG_WOL_ENABLE;
7337         else
7338                 tp->tg3_flags &= ~TG3_FLAG_WOL_ENABLE;
7339         spin_unlock_bh(&tp->lock);
7340
7341         return 0;
7342 }
7343
7344 static u32 tg3_get_msglevel(struct net_device *dev)
7345 {
7346         struct tg3 *tp = netdev_priv(dev);
7347         return tp->msg_enable;
7348 }
7349
7350 static void tg3_set_msglevel(struct net_device *dev, u32 value)
7351 {
7352         struct tg3 *tp = netdev_priv(dev);
7353         tp->msg_enable = value;
7354 }
7355
7356 #if TG3_TSO_SUPPORT != 0
7357 static int tg3_set_tso(struct net_device *dev, u32 value)
7358 {
7359         struct tg3 *tp = netdev_priv(dev);
7360
7361         if (!(tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE)) {
7362                 if (value)
7363                         return -EINVAL;
7364                 return 0;
7365         }
7366         return ethtool_op_set_tso(dev, value);
7367 }
7368 #endif
7369
7370 static int tg3_nway_reset(struct net_device *dev)
7371 {
7372         struct tg3 *tp = netdev_priv(dev);
7373         u32 bmcr;
7374         int r;
7375
7376         if (!netif_running(dev))
7377                 return -EAGAIN;
7378
7379         spin_lock_bh(&tp->lock);
7380         r = -EINVAL;
7381         tg3_readphy(tp, MII_BMCR, &bmcr);
7382         if (!tg3_readphy(tp, MII_BMCR, &bmcr) &&
7383             (bmcr & BMCR_ANENABLE)) {
7384                 tg3_writephy(tp, MII_BMCR, bmcr | BMCR_ANRESTART);
7385                 r = 0;
7386         }
7387         spin_unlock_bh(&tp->lock);
7388
7389         return r;
7390 }
7391
7392 static void tg3_get_ringparam(struct net_device *dev, struct ethtool_ringparam *ering)
7393 {
7394         struct tg3 *tp = netdev_priv(dev);
7395
7396         ering->rx_max_pending = TG3_RX_RING_SIZE - 1;
7397         ering->rx_mini_max_pending = 0;
7398         ering->rx_jumbo_max_pending = TG3_RX_JUMBO_RING_SIZE - 1;
7399
7400         ering->rx_pending = tp->rx_pending;
7401         ering->rx_mini_pending = 0;
7402         ering->rx_jumbo_pending = tp->rx_jumbo_pending;
7403         ering->tx_pending = tp->tx_pending;
7404 }
7405
7406 static int tg3_set_ringparam(struct net_device *dev, struct ethtool_ringparam *ering)
7407 {
7408         struct tg3 *tp = netdev_priv(dev);
7409         int irq_sync = 0;
7410
7411         if ((ering->rx_pending > TG3_RX_RING_SIZE - 1) ||
7412             (ering->rx_jumbo_pending > TG3_RX_JUMBO_RING_SIZE - 1) ||
7413             (ering->tx_pending > TG3_TX_RING_SIZE - 1))
7414                 return -EINVAL;
7415
7416         if (netif_running(dev)) {
7417                 tg3_netif_stop(tp);
7418                 irq_sync = 1;
7419         }
7420
7421         tg3_full_lock(tp, irq_sync);
7422
7423         tp->rx_pending = ering->rx_pending;
7424
7425         if ((tp->tg3_flags2 & TG3_FLG2_MAX_RXPEND_64) &&
7426             tp->rx_pending > 63)
7427                 tp->rx_pending = 63;
7428         tp->rx_jumbo_pending = ering->rx_jumbo_pending;
7429         tp->tx_pending = ering->tx_pending;
7430
7431         if (netif_running(dev)) {
7432                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
7433                 tg3_init_hw(tp);
7434                 tg3_netif_start(tp);
7435         }
7436
7437         tg3_full_unlock(tp);
7438
7439         return 0;
7440 }
7441
7442 static void tg3_get_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause)
7443 {
7444         struct tg3 *tp = netdev_priv(dev);
7445
7446         epause->autoneg = (tp->tg3_flags & TG3_FLAG_PAUSE_AUTONEG) != 0;
7447         epause->rx_pause = (tp->tg3_flags & TG3_FLAG_RX_PAUSE) != 0;
7448         epause->tx_pause = (tp->tg3_flags & TG3_FLAG_TX_PAUSE) != 0;
7449 }
7450
7451 static int tg3_set_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause)
7452 {
7453         struct tg3 *tp = netdev_priv(dev);
7454         int irq_sync = 0;
7455
7456         if (netif_running(dev)) {
7457                 tg3_netif_stop(tp);
7458                 irq_sync = 1;
7459         }
7460
7461         tg3_full_lock(tp, irq_sync);
7462
7463         if (epause->autoneg)
7464                 tp->tg3_flags |= TG3_FLAG_PAUSE_AUTONEG;
7465         else
7466                 tp->tg3_flags &= ~TG3_FLAG_PAUSE_AUTONEG;
7467         if (epause->rx_pause)
7468                 tp->tg3_flags |= TG3_FLAG_RX_PAUSE;
7469         else
7470                 tp->tg3_flags &= ~TG3_FLAG_RX_PAUSE;
7471         if (epause->tx_pause)
7472                 tp->tg3_flags |= TG3_FLAG_TX_PAUSE;
7473         else
7474                 tp->tg3_flags &= ~TG3_FLAG_TX_PAUSE;
7475
7476         if (netif_running(dev)) {
7477                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
7478                 tg3_init_hw(tp);
7479                 tg3_netif_start(tp);
7480         }
7481
7482         tg3_full_unlock(tp);
7483
7484         return 0;
7485 }
7486
7487 static u32 tg3_get_rx_csum(struct net_device *dev)
7488 {
7489         struct tg3 *tp = netdev_priv(dev);
7490         return (tp->tg3_flags & TG3_FLAG_RX_CHECKSUMS) != 0;
7491 }
7492
7493 static int tg3_set_rx_csum(struct net_device *dev, u32 data)
7494 {
7495         struct tg3 *tp = netdev_priv(dev);
7496
7497         if (tp->tg3_flags & TG3_FLAG_BROKEN_CHECKSUMS) {
7498                 if (data != 0)
7499                         return -EINVAL;
7500                 return 0;
7501         }
7502
7503         spin_lock_bh(&tp->lock);
7504         if (data)
7505                 tp->tg3_flags |= TG3_FLAG_RX_CHECKSUMS;
7506         else
7507                 tp->tg3_flags &= ~TG3_FLAG_RX_CHECKSUMS;
7508         spin_unlock_bh(&tp->lock);
7509
7510         return 0;
7511 }
7512
7513 static int tg3_set_tx_csum(struct net_device *dev, u32 data)
7514 {
7515         struct tg3 *tp = netdev_priv(dev);
7516
7517         if (tp->tg3_flags & TG3_FLAG_BROKEN_CHECKSUMS) {
7518                 if (data != 0)
7519                         return -EINVAL;
7520                 return 0;
7521         }
7522
7523         if (data)
7524                 dev->features |= NETIF_F_IP_CSUM;
7525         else
7526                 dev->features &= ~NETIF_F_IP_CSUM;
7527
7528         return 0;
7529 }
7530
7531 static int tg3_get_stats_count (struct net_device *dev)
7532 {
7533         return TG3_NUM_STATS;
7534 }
7535
7536 static int tg3_get_test_count (struct net_device *dev)
7537 {
7538         return TG3_NUM_TEST;
7539 }
7540
7541 static void tg3_get_strings (struct net_device *dev, u32 stringset, u8 *buf)
7542 {
7543         switch (stringset) {
7544         case ETH_SS_STATS:
7545                 memcpy(buf, &ethtool_stats_keys, sizeof(ethtool_stats_keys));
7546                 break;
7547         case ETH_SS_TEST:
7548                 memcpy(buf, &ethtool_test_keys, sizeof(ethtool_test_keys));
7549                 break;
7550         default:
7551                 WARN_ON(1);     /* we need a WARN() */
7552                 break;
7553         }
7554 }
7555
7556 static int tg3_phys_id(struct net_device *dev, u32 data)
7557 {
7558         struct tg3 *tp = netdev_priv(dev);
7559         int i;
7560
7561         if (!netif_running(tp->dev))
7562                 return -EAGAIN;
7563
7564         if (data == 0)
7565                 data = 2;
7566
7567         for (i = 0; i < (data * 2); i++) {
7568                 if ((i % 2) == 0)
7569                         tw32(MAC_LED_CTRL, LED_CTRL_LNKLED_OVERRIDE |
7570                                            LED_CTRL_1000MBPS_ON |
7571                                            LED_CTRL_100MBPS_ON |
7572                                            LED_CTRL_10MBPS_ON |
7573                                            LED_CTRL_TRAFFIC_OVERRIDE |
7574                                            LED_CTRL_TRAFFIC_BLINK |
7575                                            LED_CTRL_TRAFFIC_LED);
7576
7577                 else
7578                         tw32(MAC_LED_CTRL, LED_CTRL_LNKLED_OVERRIDE |
7579                                            LED_CTRL_TRAFFIC_OVERRIDE);
7580
7581                 if (msleep_interruptible(500))
7582                         break;
7583         }
7584         tw32(MAC_LED_CTRL, tp->led_ctrl);
7585         return 0;
7586 }
7587
7588 static void tg3_get_ethtool_stats (struct net_device *dev,
7589                                    struct ethtool_stats *estats, u64 *tmp_stats)
7590 {
7591         struct tg3 *tp = netdev_priv(dev);
7592         memcpy(tmp_stats, tg3_get_estats(tp), sizeof(tp->estats));
7593 }
7594
7595 #define NVRAM_TEST_SIZE 0x100
7596
7597 static int tg3_test_nvram(struct tg3 *tp)
7598 {
7599         u32 *buf, csum;
7600         int i, j, err = 0;
7601
7602         buf = kmalloc(NVRAM_TEST_SIZE, GFP_KERNEL);
7603         if (buf == NULL)
7604                 return -ENOMEM;
7605
7606         for (i = 0, j = 0; i < NVRAM_TEST_SIZE; i += 4, j++) {
7607                 u32 val;
7608
7609                 if ((err = tg3_nvram_read(tp, i, &val)) != 0)
7610                         break;
7611                 buf[j] = cpu_to_le32(val);
7612         }
7613         if (i < NVRAM_TEST_SIZE)
7614                 goto out;
7615
7616         err = -EIO;
7617         if (cpu_to_be32(buf[0]) != TG3_EEPROM_MAGIC)
7618                 goto out;
7619
7620         /* Bootstrap checksum at offset 0x10 */
7621         csum = calc_crc((unsigned char *) buf, 0x10);
7622         if(csum != cpu_to_le32(buf[0x10/4]))
7623                 goto out;
7624
7625         /* Manufacturing block starts at offset 0x74, checksum at 0xfc */
7626         csum = calc_crc((unsigned char *) &buf[0x74/4], 0x88);
7627         if (csum != cpu_to_le32(buf[0xfc/4]))
7628                  goto out;
7629
7630         err = 0;
7631
7632 out:
7633         kfree(buf);
7634         return err;
7635 }
7636
7637 #define TG3_SERDES_TIMEOUT_SEC  2
7638 #define TG3_COPPER_TIMEOUT_SEC  6
7639
7640 static int tg3_test_link(struct tg3 *tp)
7641 {
7642         int i, max;
7643
7644         if (!netif_running(tp->dev))
7645                 return -ENODEV;
7646
7647         if (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES)
7648                 max = TG3_SERDES_TIMEOUT_SEC;
7649         else
7650                 max = TG3_COPPER_TIMEOUT_SEC;
7651
7652         for (i = 0; i < max; i++) {
7653                 if (netif_carrier_ok(tp->dev))
7654                         return 0;
7655
7656                 if (msleep_interruptible(1000))
7657                         break;
7658         }
7659
7660         return -EIO;
7661 }
7662
7663 /* Only test the commonly used registers */
7664 static int tg3_test_registers(struct tg3 *tp)
7665 {
7666         int i, is_5705;
7667         u32 offset, read_mask, write_mask, val, save_val, read_val;
7668         static struct {
7669                 u16 offset;
7670                 u16 flags;
7671 #define TG3_FL_5705     0x1
7672 #define TG3_FL_NOT_5705 0x2
7673 #define TG3_FL_NOT_5788 0x4
7674                 u32 read_mask;
7675                 u32 write_mask;
7676         } reg_tbl[] = {
7677                 /* MAC Control Registers */
7678                 { MAC_MODE, TG3_FL_NOT_5705,
7679                         0x00000000, 0x00ef6f8c },
7680                 { MAC_MODE, TG3_FL_5705,
7681                         0x00000000, 0x01ef6b8c },
7682                 { MAC_STATUS, TG3_FL_NOT_5705,
7683                         0x03800107, 0x00000000 },
7684                 { MAC_STATUS, TG3_FL_5705,
7685                         0x03800100, 0x00000000 },
7686                 { MAC_ADDR_0_HIGH, 0x0000,
7687                         0x00000000, 0x0000ffff },
7688                 { MAC_ADDR_0_LOW, 0x0000,
7689                         0x00000000, 0xffffffff },
7690                 { MAC_RX_MTU_SIZE, 0x0000,
7691                         0x00000000, 0x0000ffff },
7692                 { MAC_TX_MODE, 0x0000,
7693                         0x00000000, 0x00000070 },
7694                 { MAC_TX_LENGTHS, 0x0000,
7695                         0x00000000, 0x00003fff },
7696                 { MAC_RX_MODE, TG3_FL_NOT_5705,
7697                         0x00000000, 0x000007fc },
7698                 { MAC_RX_MODE, TG3_FL_5705,
7699                         0x00000000, 0x000007dc },
7700                 { MAC_HASH_REG_0, 0x0000,
7701                         0x00000000, 0xffffffff },
7702                 { MAC_HASH_REG_1, 0x0000,
7703                         0x00000000, 0xffffffff },
7704                 { MAC_HASH_REG_2, 0x0000,
7705                         0x00000000, 0xffffffff },
7706                 { MAC_HASH_REG_3, 0x0000,
7707                         0x00000000, 0xffffffff },
7708
7709                 /* Receive Data and Receive BD Initiator Control Registers. */
7710                 { RCVDBDI_JUMBO_BD+0, TG3_FL_NOT_5705,
7711                         0x00000000, 0xffffffff },
7712                 { RCVDBDI_JUMBO_BD+4, TG3_FL_NOT_5705,
7713                         0x00000000, 0xffffffff },
7714                 { RCVDBDI_JUMBO_BD+8, TG3_FL_NOT_5705,
7715                         0x00000000, 0x00000003 },
7716                 { RCVDBDI_JUMBO_BD+0xc, TG3_FL_NOT_5705,
7717                         0x00000000, 0xffffffff },
7718                 { RCVDBDI_STD_BD+0, 0x0000,
7719                         0x00000000, 0xffffffff },
7720                 { RCVDBDI_STD_BD+4, 0x0000,
7721                         0x00000000, 0xffffffff },
7722                 { RCVDBDI_STD_BD+8, 0x0000,
7723                         0x00000000, 0xffff0002 },
7724                 { RCVDBDI_STD_BD+0xc, 0x0000,
7725                         0x00000000, 0xffffffff },
7726
7727                 /* Receive BD Initiator Control Registers. */
7728                 { RCVBDI_STD_THRESH, TG3_FL_NOT_5705,
7729                         0x00000000, 0xffffffff },
7730                 { RCVBDI_STD_THRESH, TG3_FL_5705,
7731                         0x00000000, 0x000003ff },
7732                 { RCVBDI_JUMBO_THRESH, TG3_FL_NOT_5705,
7733                         0x00000000, 0xffffffff },
7734
7735                 /* Host Coalescing Control Registers. */
7736                 { HOSTCC_MODE, TG3_FL_NOT_5705,
7737                         0x00000000, 0x00000004 },
7738                 { HOSTCC_MODE, TG3_FL_5705,
7739                         0x00000000, 0x000000f6 },
7740                 { HOSTCC_RXCOL_TICKS, TG3_FL_NOT_5705,
7741                         0x00000000, 0xffffffff },
7742                 { HOSTCC_RXCOL_TICKS, TG3_FL_5705,
7743                         0x00000000, 0x000003ff },
7744                 { HOSTCC_TXCOL_TICKS, TG3_FL_NOT_5705,
7745                         0x00000000, 0xffffffff },
7746                 { HOSTCC_TXCOL_TICKS, TG3_FL_5705,
7747                         0x00000000, 0x000003ff },
7748                 { HOSTCC_RXMAX_FRAMES, TG3_FL_NOT_5705,
7749                         0x00000000, 0xffffffff },
7750                 { HOSTCC_RXMAX_FRAMES, TG3_FL_5705 | TG3_FL_NOT_5788,
7751                         0x00000000, 0x000000ff },
7752                 { HOSTCC_TXMAX_FRAMES, TG3_FL_NOT_5705,
7753                         0x00000000, 0xffffffff },
7754                 { HOSTCC_TXMAX_FRAMES, TG3_FL_5705 | TG3_FL_NOT_5788,
7755                         0x00000000, 0x000000ff },
7756                 { HOSTCC_RXCOAL_TICK_INT, TG3_FL_NOT_5705,
7757                         0x00000000, 0xffffffff },
7758                 { HOSTCC_TXCOAL_TICK_INT, TG3_FL_NOT_5705,
7759                         0x00000000, 0xffffffff },
7760                 { HOSTCC_RXCOAL_MAXF_INT, TG3_FL_NOT_5705,
7761                         0x00000000, 0xffffffff },
7762                 { HOSTCC_RXCOAL_MAXF_INT, TG3_FL_5705 | TG3_FL_NOT_5788,
7763                         0x00000000, 0x000000ff },
7764                 { HOSTCC_TXCOAL_MAXF_INT, TG3_FL_NOT_5705,
7765                         0x00000000, 0xffffffff },
7766                 { HOSTCC_TXCOAL_MAXF_INT, TG3_FL_5705 | TG3_FL_NOT_5788,
7767                         0x00000000, 0x000000ff },
7768                 { HOSTCC_STAT_COAL_TICKS, TG3_FL_NOT_5705,
7769                         0x00000000, 0xffffffff },
7770                 { HOSTCC_STATS_BLK_HOST_ADDR, TG3_FL_NOT_5705,
7771                         0x00000000, 0xffffffff },
7772                 { HOSTCC_STATS_BLK_HOST_ADDR+4, TG3_FL_NOT_5705,
7773                         0x00000000, 0xffffffff },
7774                 { HOSTCC_STATUS_BLK_HOST_ADDR, 0x0000,
7775                         0x00000000, 0xffffffff },
7776                 { HOSTCC_STATUS_BLK_HOST_ADDR+4, 0x0000,
7777                         0x00000000, 0xffffffff },
7778                 { HOSTCC_STATS_BLK_NIC_ADDR, 0x0000,
7779                         0xffffffff, 0x00000000 },
7780                 { HOSTCC_STATUS_BLK_NIC_ADDR, 0x0000,
7781                         0xffffffff, 0x00000000 },
7782
7783                 /* Buffer Manager Control Registers. */
7784                 { BUFMGR_MB_POOL_ADDR, 0x0000,
7785                         0x00000000, 0x007fff80 },
7786                 { BUFMGR_MB_POOL_SIZE, 0x0000,
7787                         0x00000000, 0x007fffff },
7788                 { BUFMGR_MB_RDMA_LOW_WATER, 0x0000,
7789                         0x00000000, 0x0000003f },
7790                 { BUFMGR_MB_MACRX_LOW_WATER, 0x0000,
7791                         0x00000000, 0x000001ff },
7792                 { BUFMGR_MB_HIGH_WATER, 0x0000,
7793                         0x00000000, 0x000001ff },
7794                 { BUFMGR_DMA_DESC_POOL_ADDR, TG3_FL_NOT_5705,
7795                         0xffffffff, 0x00000000 },
7796                 { BUFMGR_DMA_DESC_POOL_SIZE, TG3_FL_NOT_5705,
7797                         0xffffffff, 0x00000000 },
7798
7799                 /* Mailbox Registers */
7800                 { GRCMBOX_RCVSTD_PROD_IDX+4, 0x0000,
7801                         0x00000000, 0x000001ff },
7802                 { GRCMBOX_RCVJUMBO_PROD_IDX+4, TG3_FL_NOT_5705,
7803                         0x00000000, 0x000001ff },
7804                 { GRCMBOX_RCVRET_CON_IDX_0+4, 0x0000,
7805                         0x00000000, 0x000007ff },
7806                 { GRCMBOX_SNDHOST_PROD_IDX_0+4, 0x0000,
7807                         0x00000000, 0x000001ff },
7808
7809                 { 0xffff, 0x0000, 0x00000000, 0x00000000 },
7810         };
7811
7812         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)
7813                 is_5705 = 1;
7814         else
7815                 is_5705 = 0;
7816
7817         for (i = 0; reg_tbl[i].offset != 0xffff; i++) {
7818                 if (is_5705 && (reg_tbl[i].flags & TG3_FL_NOT_5705))
7819                         continue;
7820
7821                 if (!is_5705 && (reg_tbl[i].flags & TG3_FL_5705))
7822                         continue;
7823
7824                 if ((tp->tg3_flags2 & TG3_FLG2_IS_5788) &&
7825                     (reg_tbl[i].flags & TG3_FL_NOT_5788))
7826                         continue;
7827
7828                 offset = (u32) reg_tbl[i].offset;
7829                 read_mask = reg_tbl[i].read_mask;
7830                 write_mask = reg_tbl[i].write_mask;
7831
7832                 /* Save the original register content */
7833                 save_val = tr32(offset);
7834
7835                 /* Determine the read-only value. */
7836                 read_val = save_val & read_mask;
7837
7838                 /* Write zero to the register, then make sure the read-only bits
7839                  * are not changed and the read/write bits are all zeros.
7840                  */
7841                 tw32(offset, 0);
7842
7843                 val = tr32(offset);
7844
7845                 /* Test the read-only and read/write bits. */
7846                 if (((val & read_mask) != read_val) || (val & write_mask))
7847                         goto out;
7848
7849                 /* Write ones to all the bits defined by RdMask and WrMask, then
7850                  * make sure the read-only bits are not changed and the
7851                  * read/write bits are all ones.
7852                  */
7853                 tw32(offset, read_mask | write_mask);
7854
7855                 val = tr32(offset);
7856
7857                 /* Test the read-only bits. */
7858                 if ((val & read_mask) != read_val)
7859                         goto out;
7860
7861                 /* Test the read/write bits. */
7862                 if ((val & write_mask) != write_mask)
7863                         goto out;
7864
7865                 tw32(offset, save_val);
7866         }
7867
7868         return 0;
7869
7870 out:
7871         printk(KERN_ERR PFX "Register test failed at offset %x\n", offset);
7872         tw32(offset, save_val);
7873         return -EIO;
7874 }
7875
7876 static int tg3_do_mem_test(struct tg3 *tp, u32 offset, u32 len)
7877 {
7878         static u32 test_pattern[] = { 0x00000000, 0xffffffff, 0xaa55a55a };
7879         int i;
7880         u32 j;
7881
7882         for (i = 0; i < sizeof(test_pattern)/sizeof(u32); i++) {
7883                 for (j = 0; j < len; j += 4) {
7884                         u32 val;
7885
7886                         tg3_write_mem(tp, offset + j, test_pattern[i]);
7887                         tg3_read_mem(tp, offset + j, &val);
7888                         if (val != test_pattern[i])
7889                                 return -EIO;
7890                 }
7891         }
7892         return 0;
7893 }
7894
7895 static int tg3_test_memory(struct tg3 *tp)
7896 {
7897         static struct mem_entry {
7898                 u32 offset;
7899                 u32 len;
7900         } mem_tbl_570x[] = {
7901                 { 0x00000000, 0x01000},
7902                 { 0x00002000, 0x1c000},
7903                 { 0xffffffff, 0x00000}
7904         }, mem_tbl_5705[] = {
7905                 { 0x00000100, 0x0000c},
7906                 { 0x00000200, 0x00008},
7907                 { 0x00000b50, 0x00400},
7908                 { 0x00004000, 0x00800},
7909                 { 0x00006000, 0x01000},
7910                 { 0x00008000, 0x02000},
7911                 { 0x00010000, 0x0e000},
7912                 { 0xffffffff, 0x00000}
7913         };
7914         struct mem_entry *mem_tbl;
7915         int err = 0;
7916         int i;
7917
7918         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)
7919                 mem_tbl = mem_tbl_5705;
7920         else
7921                 mem_tbl = mem_tbl_570x;
7922
7923         for (i = 0; mem_tbl[i].offset != 0xffffffff; i++) {
7924                 if ((err = tg3_do_mem_test(tp, mem_tbl[i].offset,
7925                     mem_tbl[i].len)) != 0)
7926                         break;
7927         }
7928
7929         return err;
7930 }
7931
7932 #define TG3_MAC_LOOPBACK        0
7933 #define TG3_PHY_LOOPBACK        1
7934
7935 static int tg3_run_loopback(struct tg3 *tp, int loopback_mode)
7936 {
7937         u32 mac_mode, rx_start_idx, rx_idx, tx_idx, opaque_key;
7938         u32 desc_idx;
7939         struct sk_buff *skb, *rx_skb;
7940         u8 *tx_data;
7941         dma_addr_t map;
7942         int num_pkts, tx_len, rx_len, i, err;
7943         struct tg3_rx_buffer_desc *desc;
7944
7945         if (loopback_mode == TG3_MAC_LOOPBACK) {
7946                 mac_mode = (tp->mac_mode & ~MAC_MODE_PORT_MODE_MASK) |
7947                            MAC_MODE_PORT_INT_LPBACK | MAC_MODE_LINK_POLARITY |
7948                            MAC_MODE_PORT_MODE_GMII;
7949                 tw32(MAC_MODE, mac_mode);
7950         } else if (loopback_mode == TG3_PHY_LOOPBACK) {
7951                 mac_mode = (tp->mac_mode & ~MAC_MODE_PORT_MODE_MASK) |
7952                            MAC_MODE_LINK_POLARITY | MAC_MODE_PORT_MODE_GMII;
7953                 if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5401)
7954                         mac_mode &= ~MAC_MODE_LINK_POLARITY;
7955                 tw32(MAC_MODE, mac_mode);
7956
7957                 tg3_writephy(tp, MII_BMCR, BMCR_LOOPBACK | BMCR_FULLDPLX |
7958                                            BMCR_SPEED1000);
7959         }
7960         else
7961                 return -EINVAL;
7962
7963         err = -EIO;
7964
7965         tx_len = 1514;
7966         skb = dev_alloc_skb(tx_len);
7967         tx_data = skb_put(skb, tx_len);
7968         memcpy(tx_data, tp->dev->dev_addr, 6);
7969         memset(tx_data + 6, 0x0, 8);
7970
7971         tw32(MAC_RX_MTU_SIZE, tx_len + 4);
7972
7973         for (i = 14; i < tx_len; i++)
7974                 tx_data[i] = (u8) (i & 0xff);
7975
7976         map = pci_map_single(tp->pdev, skb->data, tx_len, PCI_DMA_TODEVICE);
7977
7978         tw32_f(HOSTCC_MODE, tp->coalesce_mode | HOSTCC_MODE_ENABLE |
7979              HOSTCC_MODE_NOW);
7980
7981         udelay(10);
7982
7983         rx_start_idx = tp->hw_status->idx[0].rx_producer;
7984
7985         num_pkts = 0;
7986
7987         tg3_set_txd(tp, tp->tx_prod, map, tx_len, 0, 1);
7988
7989         tp->tx_prod++;
7990         num_pkts++;
7991
7992         tw32_tx_mbox(MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW,
7993                      tp->tx_prod);
7994         tr32_mailbox(MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW);
7995
7996         udelay(10);
7997
7998         for (i = 0; i < 10; i++) {
7999                 tw32_f(HOSTCC_MODE, tp->coalesce_mode | HOSTCC_MODE_ENABLE |
8000                        HOSTCC_MODE_NOW);
8001
8002                 udelay(10);
8003
8004                 tx_idx = tp->hw_status->idx[0].tx_consumer;
8005                 rx_idx = tp->hw_status->idx[0].rx_producer;
8006                 if ((tx_idx == tp->tx_prod) &&
8007                     (rx_idx == (rx_start_idx + num_pkts)))
8008                         break;
8009         }
8010
8011         pci_unmap_single(tp->pdev, map, tx_len, PCI_DMA_TODEVICE);
8012         dev_kfree_skb(skb);
8013
8014         if (tx_idx != tp->tx_prod)
8015                 goto out;
8016
8017         if (rx_idx != rx_start_idx + num_pkts)
8018                 goto out;
8019
8020         desc = &tp->rx_rcb[rx_start_idx];
8021         desc_idx = desc->opaque & RXD_OPAQUE_INDEX_MASK;
8022         opaque_key = desc->opaque & RXD_OPAQUE_RING_MASK;
8023         if (opaque_key != RXD_OPAQUE_RING_STD)
8024                 goto out;
8025
8026         if ((desc->err_vlan & RXD_ERR_MASK) != 0 &&
8027             (desc->err_vlan != RXD_ERR_ODD_NIBBLE_RCVD_MII))
8028                 goto out;
8029
8030         rx_len = ((desc->idx_len & RXD_LEN_MASK) >> RXD_LEN_SHIFT) - 4;
8031         if (rx_len != tx_len)
8032                 goto out;
8033
8034         rx_skb = tp->rx_std_buffers[desc_idx].skb;
8035
8036         map = pci_unmap_addr(&tp->rx_std_buffers[desc_idx], mapping);
8037         pci_dma_sync_single_for_cpu(tp->pdev, map, rx_len, PCI_DMA_FROMDEVICE);
8038
8039         for (i = 14; i < tx_len; i++) {
8040                 if (*(rx_skb->data + i) != (u8) (i & 0xff))
8041                         goto out;
8042         }
8043         err = 0;
8044
8045         /* tg3_free_rings will unmap and free the rx_skb */
8046 out:
8047         return err;
8048 }
8049
8050 #define TG3_MAC_LOOPBACK_FAILED         1
8051 #define TG3_PHY_LOOPBACK_FAILED         2
8052 #define TG3_LOOPBACK_FAILED             (TG3_MAC_LOOPBACK_FAILED |      \
8053                                          TG3_PHY_LOOPBACK_FAILED)
8054
8055 static int tg3_test_loopback(struct tg3 *tp)
8056 {
8057         int err = 0;
8058
8059         if (!netif_running(tp->dev))
8060                 return TG3_LOOPBACK_FAILED;
8061
8062         tg3_reset_hw(tp);
8063
8064         if (tg3_run_loopback(tp, TG3_MAC_LOOPBACK))
8065                 err |= TG3_MAC_LOOPBACK_FAILED;
8066         if (!(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)) {
8067                 if (tg3_run_loopback(tp, TG3_PHY_LOOPBACK))
8068                         err |= TG3_PHY_LOOPBACK_FAILED;
8069         }
8070
8071         return err;
8072 }
8073
8074 static void tg3_self_test(struct net_device *dev, struct ethtool_test *etest,
8075                           u64 *data)
8076 {
8077         struct tg3 *tp = netdev_priv(dev);
8078
8079         memset(data, 0, sizeof(u64) * TG3_NUM_TEST);
8080
8081         if (tg3_test_nvram(tp) != 0) {
8082                 etest->flags |= ETH_TEST_FL_FAILED;
8083                 data[0] = 1;
8084         }
8085         if (tg3_test_link(tp) != 0) {
8086                 etest->flags |= ETH_TEST_FL_FAILED;
8087                 data[1] = 1;
8088         }
8089         if (etest->flags & ETH_TEST_FL_OFFLINE) {
8090                 int irq_sync = 0;
8091
8092                 if (netif_running(dev)) {
8093                         tg3_netif_stop(tp);
8094                         irq_sync = 1;
8095                 }
8096
8097                 tg3_full_lock(tp, irq_sync);
8098
8099                 tg3_halt(tp, RESET_KIND_SUSPEND, 1);
8100                 tg3_nvram_lock(tp);
8101                 tg3_halt_cpu(tp, RX_CPU_BASE);
8102                 if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
8103                         tg3_halt_cpu(tp, TX_CPU_BASE);
8104                 tg3_nvram_unlock(tp);
8105
8106                 if (tg3_test_registers(tp) != 0) {
8107                         etest->flags |= ETH_TEST_FL_FAILED;
8108                         data[2] = 1;
8109                 }
8110                 if (tg3_test_memory(tp) != 0) {
8111                         etest->flags |= ETH_TEST_FL_FAILED;
8112                         data[3] = 1;
8113                 }
8114                 if ((data[4] = tg3_test_loopback(tp)) != 0)
8115                         etest->flags |= ETH_TEST_FL_FAILED;
8116
8117                 tg3_full_unlock(tp);
8118
8119                 if (tg3_test_interrupt(tp) != 0) {
8120                         etest->flags |= ETH_TEST_FL_FAILED;
8121                         data[5] = 1;
8122                 }
8123
8124                 tg3_full_lock(tp, 0);
8125
8126                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
8127                 if (netif_running(dev)) {
8128                         tp->tg3_flags |= TG3_FLAG_INIT_COMPLETE;
8129                         tg3_init_hw(tp);
8130                         tg3_netif_start(tp);
8131                 }
8132
8133                 tg3_full_unlock(tp);
8134         }
8135 }
8136
8137 static int tg3_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
8138 {
8139         struct mii_ioctl_data *data = if_mii(ifr);
8140         struct tg3 *tp = netdev_priv(dev);
8141         int err;
8142
8143         switch(cmd) {
8144         case SIOCGMIIPHY:
8145                 data->phy_id = PHY_ADDR;
8146
8147                 /* fallthru */
8148         case SIOCGMIIREG: {
8149                 u32 mii_regval;
8150
8151                 if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)
8152                         break;                  /* We have no PHY */
8153
8154                 spin_lock_bh(&tp->lock);
8155                 err = tg3_readphy(tp, data->reg_num & 0x1f, &mii_regval);
8156                 spin_unlock_bh(&tp->lock);
8157
8158                 data->val_out = mii_regval;
8159
8160                 return err;
8161         }
8162
8163         case SIOCSMIIREG:
8164                 if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)
8165                         break;                  /* We have no PHY */
8166
8167                 if (!capable(CAP_NET_ADMIN))
8168                         return -EPERM;
8169
8170                 spin_lock_bh(&tp->lock);
8171                 err = tg3_writephy(tp, data->reg_num & 0x1f, data->val_in);
8172                 spin_unlock_bh(&tp->lock);
8173
8174                 return err;
8175
8176         default:
8177                 /* do nothing */
8178                 break;
8179         }
8180         return -EOPNOTSUPP;
8181 }
8182
8183 #if TG3_VLAN_TAG_USED
8184 static void tg3_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
8185 {
8186         struct tg3 *tp = netdev_priv(dev);
8187
8188         tg3_full_lock(tp, 0);
8189
8190         tp->vlgrp = grp;
8191
8192         /* Update RX_MODE_KEEP_VLAN_TAG bit in RX_MODE register. */
8193         __tg3_set_rx_mode(dev);
8194
8195         tg3_full_unlock(tp);
8196 }
8197
8198 static void tg3_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
8199 {
8200         struct tg3 *tp = netdev_priv(dev);
8201
8202         tg3_full_lock(tp, 0);
8203         if (tp->vlgrp)
8204                 tp->vlgrp->vlan_devices[vid] = NULL;
8205         tg3_full_unlock(tp);
8206 }
8207 #endif
8208
8209 static int tg3_get_coalesce(struct net_device *dev, struct ethtool_coalesce *ec)
8210 {
8211         struct tg3 *tp = netdev_priv(dev);
8212
8213         memcpy(ec, &tp->coal, sizeof(*ec));
8214         return 0;
8215 }
8216
8217 static int tg3_set_coalesce(struct net_device *dev, struct ethtool_coalesce *ec)
8218 {
8219         struct tg3 *tp = netdev_priv(dev);
8220         u32 max_rxcoal_tick_int = 0, max_txcoal_tick_int = 0;
8221         u32 max_stat_coal_ticks = 0, min_stat_coal_ticks = 0;
8222
8223         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
8224                 max_rxcoal_tick_int = MAX_RXCOAL_TICK_INT;
8225                 max_txcoal_tick_int = MAX_TXCOAL_TICK_INT;
8226                 max_stat_coal_ticks = MAX_STAT_COAL_TICKS;
8227                 min_stat_coal_ticks = MIN_STAT_COAL_TICKS;
8228         }
8229
8230         if ((ec->rx_coalesce_usecs > MAX_RXCOL_TICKS) ||
8231             (ec->tx_coalesce_usecs > MAX_TXCOL_TICKS) ||
8232             (ec->rx_max_coalesced_frames > MAX_RXMAX_FRAMES) ||
8233             (ec->tx_max_coalesced_frames > MAX_TXMAX_FRAMES) ||
8234             (ec->rx_coalesce_usecs_irq > max_rxcoal_tick_int) ||
8235             (ec->tx_coalesce_usecs_irq > max_txcoal_tick_int) ||
8236             (ec->rx_max_coalesced_frames_irq > MAX_RXCOAL_MAXF_INT) ||
8237             (ec->tx_max_coalesced_frames_irq > MAX_TXCOAL_MAXF_INT) ||
8238             (ec->stats_block_coalesce_usecs > max_stat_coal_ticks) ||
8239             (ec->stats_block_coalesce_usecs < min_stat_coal_ticks))
8240                 return -EINVAL;
8241
8242         /* No rx interrupts will be generated if both are zero */
8243         if ((ec->rx_coalesce_usecs == 0) &&
8244             (ec->rx_max_coalesced_frames == 0))
8245                 return -EINVAL;
8246
8247         /* No tx interrupts will be generated if both are zero */
8248         if ((ec->tx_coalesce_usecs == 0) &&
8249             (ec->tx_max_coalesced_frames == 0))
8250                 return -EINVAL;
8251
8252         /* Only copy relevant parameters, ignore all others. */
8253         tp->coal.rx_coalesce_usecs = ec->rx_coalesce_usecs;
8254         tp->coal.tx_coalesce_usecs = ec->tx_coalesce_usecs;
8255         tp->coal.rx_max_coalesced_frames = ec->rx_max_coalesced_frames;
8256         tp->coal.tx_max_coalesced_frames = ec->tx_max_coalesced_frames;
8257         tp->coal.rx_coalesce_usecs_irq = ec->rx_coalesce_usecs_irq;
8258         tp->coal.tx_coalesce_usecs_irq = ec->tx_coalesce_usecs_irq;
8259         tp->coal.rx_max_coalesced_frames_irq = ec->rx_max_coalesced_frames_irq;
8260         tp->coal.tx_max_coalesced_frames_irq = ec->tx_max_coalesced_frames_irq;
8261         tp->coal.stats_block_coalesce_usecs = ec->stats_block_coalesce_usecs;
8262
8263         if (netif_running(dev)) {
8264                 tg3_full_lock(tp, 0);
8265                 __tg3_set_coalesce(tp, &tp->coal);
8266                 tg3_full_unlock(tp);
8267         }
8268         return 0;
8269 }
8270
8271 static struct ethtool_ops tg3_ethtool_ops = {
8272         .get_settings           = tg3_get_settings,
8273         .set_settings           = tg3_set_settings,
8274         .get_drvinfo            = tg3_get_drvinfo,
8275         .get_regs_len           = tg3_get_regs_len,
8276         .get_regs               = tg3_get_regs,
8277         .get_wol                = tg3_get_wol,
8278         .set_wol                = tg3_set_wol,
8279         .get_msglevel           = tg3_get_msglevel,
8280         .set_msglevel           = tg3_set_msglevel,
8281         .nway_reset             = tg3_nway_reset,
8282         .get_link               = ethtool_op_get_link,
8283         .get_eeprom_len         = tg3_get_eeprom_len,
8284         .get_eeprom             = tg3_get_eeprom,
8285         .set_eeprom             = tg3_set_eeprom,
8286         .get_ringparam          = tg3_get_ringparam,
8287         .set_ringparam          = tg3_set_ringparam,
8288         .get_pauseparam         = tg3_get_pauseparam,
8289         .set_pauseparam         = tg3_set_pauseparam,
8290         .get_rx_csum            = tg3_get_rx_csum,
8291         .set_rx_csum            = tg3_set_rx_csum,
8292         .get_tx_csum            = ethtool_op_get_tx_csum,
8293         .set_tx_csum            = tg3_set_tx_csum,
8294         .get_sg                 = ethtool_op_get_sg,
8295         .set_sg                 = ethtool_op_set_sg,
8296 #if TG3_TSO_SUPPORT != 0
8297         .get_tso                = ethtool_op_get_tso,
8298         .set_tso                = tg3_set_tso,
8299 #endif
8300         .self_test_count        = tg3_get_test_count,
8301         .self_test              = tg3_self_test,
8302         .get_strings            = tg3_get_strings,
8303         .phys_id                = tg3_phys_id,
8304         .get_stats_count        = tg3_get_stats_count,
8305         .get_ethtool_stats      = tg3_get_ethtool_stats,
8306         .get_coalesce           = tg3_get_coalesce,
8307         .set_coalesce           = tg3_set_coalesce,
8308         .get_perm_addr          = ethtool_op_get_perm_addr,
8309 };
8310
8311 static void __devinit tg3_get_eeprom_size(struct tg3 *tp)
8312 {
8313         u32 cursize, val;
8314
8315         tp->nvram_size = EEPROM_CHIP_SIZE;
8316
8317         if (tg3_nvram_read(tp, 0, &val) != 0)
8318                 return;
8319
8320         if (swab32(val) != TG3_EEPROM_MAGIC)
8321                 return;
8322
8323         /*
8324          * Size the chip by reading offsets at increasing powers of two.
8325          * When we encounter our validation signature, we know the addressing
8326          * has wrapped around, and thus have our chip size.
8327          */
8328         cursize = 0x800;
8329
8330         while (cursize < tp->nvram_size) {
8331                 if (tg3_nvram_read(tp, cursize, &val) != 0)
8332                         return;
8333
8334                 if (swab32(val) == TG3_EEPROM_MAGIC)
8335                         break;
8336
8337                 cursize <<= 1;
8338         }
8339
8340         tp->nvram_size = cursize;
8341 }
8342
8343 static void __devinit tg3_get_nvram_size(struct tg3 *tp)
8344 {
8345         u32 val;
8346
8347         if (tg3_nvram_read(tp, 0xf0, &val) == 0) {
8348                 if (val != 0) {
8349                         tp->nvram_size = (val >> 16) * 1024;
8350                         return;
8351                 }
8352         }
8353         tp->nvram_size = 0x20000;
8354 }
8355
8356 static void __devinit tg3_get_nvram_info(struct tg3 *tp)
8357 {
8358         u32 nvcfg1;
8359
8360         nvcfg1 = tr32(NVRAM_CFG1);
8361         if (nvcfg1 & NVRAM_CFG1_FLASHIF_ENAB) {
8362                 tp->tg3_flags2 |= TG3_FLG2_FLASH;
8363         }
8364         else {
8365                 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
8366                 tw32(NVRAM_CFG1, nvcfg1);
8367         }
8368
8369         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750) ||
8370             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780)) {
8371                 switch (nvcfg1 & NVRAM_CFG1_VENDOR_MASK) {
8372                         case FLASH_VENDOR_ATMEL_FLASH_BUFFERED:
8373                                 tp->nvram_jedecnum = JEDEC_ATMEL;
8374                                 tp->nvram_pagesize = ATMEL_AT45DB0X1B_PAGE_SIZE;
8375                                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
8376                                 break;
8377                         case FLASH_VENDOR_ATMEL_FLASH_UNBUFFERED:
8378                                 tp->nvram_jedecnum = JEDEC_ATMEL;
8379                                 tp->nvram_pagesize = ATMEL_AT25F512_PAGE_SIZE;
8380                                 break;
8381                         case FLASH_VENDOR_ATMEL_EEPROM:
8382                                 tp->nvram_jedecnum = JEDEC_ATMEL;
8383                                 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
8384                                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
8385                                 break;
8386                         case FLASH_VENDOR_ST:
8387                                 tp->nvram_jedecnum = JEDEC_ST;
8388                                 tp->nvram_pagesize = ST_M45PEX0_PAGE_SIZE;
8389                                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
8390                                 break;
8391                         case FLASH_VENDOR_SAIFUN:
8392                                 tp->nvram_jedecnum = JEDEC_SAIFUN;
8393                                 tp->nvram_pagesize = SAIFUN_SA25F0XX_PAGE_SIZE;
8394                                 break;
8395                         case FLASH_VENDOR_SST_SMALL:
8396                         case FLASH_VENDOR_SST_LARGE:
8397                                 tp->nvram_jedecnum = JEDEC_SST;
8398                                 tp->nvram_pagesize = SST_25VF0X0_PAGE_SIZE;
8399                                 break;
8400                 }
8401         }
8402         else {
8403                 tp->nvram_jedecnum = JEDEC_ATMEL;
8404                 tp->nvram_pagesize = ATMEL_AT45DB0X1B_PAGE_SIZE;
8405                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
8406         }
8407 }
8408
8409 static void __devinit tg3_get_5752_nvram_info(struct tg3 *tp)
8410 {
8411         u32 nvcfg1;
8412
8413         nvcfg1 = tr32(NVRAM_CFG1);
8414
8415         /* NVRAM protection for TPM */
8416         if (nvcfg1 & (1 << 27))
8417                 tp->tg3_flags2 |= TG3_FLG2_PROTECTED_NVRAM;
8418
8419         switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
8420                 case FLASH_5752VENDOR_ATMEL_EEPROM_64KHZ:
8421                 case FLASH_5752VENDOR_ATMEL_EEPROM_376KHZ:
8422                         tp->nvram_jedecnum = JEDEC_ATMEL;
8423                         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
8424                         break;
8425                 case FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
8426                         tp->nvram_jedecnum = JEDEC_ATMEL;
8427                         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
8428                         tp->tg3_flags2 |= TG3_FLG2_FLASH;
8429                         break;
8430                 case FLASH_5752VENDOR_ST_M45PE10:
8431                 case FLASH_5752VENDOR_ST_M45PE20:
8432                 case FLASH_5752VENDOR_ST_M45PE40:
8433                         tp->nvram_jedecnum = JEDEC_ST;
8434                         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
8435                         tp->tg3_flags2 |= TG3_FLG2_FLASH;
8436                         break;
8437         }
8438
8439         if (tp->tg3_flags2 & TG3_FLG2_FLASH) {
8440                 switch (nvcfg1 & NVRAM_CFG1_5752PAGE_SIZE_MASK) {
8441                         case FLASH_5752PAGE_SIZE_256:
8442                                 tp->nvram_pagesize = 256;
8443                                 break;
8444                         case FLASH_5752PAGE_SIZE_512:
8445                                 tp->nvram_pagesize = 512;
8446                                 break;
8447                         case FLASH_5752PAGE_SIZE_1K:
8448                                 tp->nvram_pagesize = 1024;
8449                                 break;
8450                         case FLASH_5752PAGE_SIZE_2K:
8451                                 tp->nvram_pagesize = 2048;
8452                                 break;
8453                         case FLASH_5752PAGE_SIZE_4K:
8454                                 tp->nvram_pagesize = 4096;
8455                                 break;
8456                         case FLASH_5752PAGE_SIZE_264:
8457                                 tp->nvram_pagesize = 264;
8458                                 break;
8459                 }
8460         }
8461         else {
8462                 /* For eeprom, set pagesize to maximum eeprom size */
8463                 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
8464
8465                 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
8466                 tw32(NVRAM_CFG1, nvcfg1);
8467         }
8468 }
8469
8470 /* Chips other than 5700/5701 use the NVRAM for fetching info. */
8471 static void __devinit tg3_nvram_init(struct tg3 *tp)
8472 {
8473         int j;
8474
8475         if (tp->tg3_flags2 & TG3_FLG2_SUN_570X)
8476                 return;
8477
8478         tw32_f(GRC_EEPROM_ADDR,
8479              (EEPROM_ADDR_FSM_RESET |
8480               (EEPROM_DEFAULT_CLOCK_PERIOD <<
8481                EEPROM_ADDR_CLKPERD_SHIFT)));
8482
8483         /* XXX schedule_timeout() ... */
8484         for (j = 0; j < 100; j++)
8485                 udelay(10);
8486
8487         /* Enable seeprom accesses. */
8488         tw32_f(GRC_LOCAL_CTRL,
8489              tr32(GRC_LOCAL_CTRL) | GRC_LCLCTRL_AUTO_SEEPROM);
8490         udelay(100);
8491
8492         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700 &&
8493             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701) {
8494                 tp->tg3_flags |= TG3_FLAG_NVRAM;
8495
8496                 tg3_enable_nvram_access(tp);
8497
8498                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752)
8499                         tg3_get_5752_nvram_info(tp);
8500                 else
8501                         tg3_get_nvram_info(tp);
8502
8503                 tg3_get_nvram_size(tp);
8504
8505                 tg3_disable_nvram_access(tp);
8506
8507         } else {
8508                 tp->tg3_flags &= ~(TG3_FLAG_NVRAM | TG3_FLAG_NVRAM_BUFFERED);
8509
8510                 tg3_get_eeprom_size(tp);
8511         }
8512 }
8513
8514 static int tg3_nvram_read_using_eeprom(struct tg3 *tp,
8515                                         u32 offset, u32 *val)
8516 {
8517         u32 tmp;
8518         int i;
8519
8520         if (offset > EEPROM_ADDR_ADDR_MASK ||
8521             (offset % 4) != 0)
8522                 return -EINVAL;
8523
8524         tmp = tr32(GRC_EEPROM_ADDR) & ~(EEPROM_ADDR_ADDR_MASK |
8525                                         EEPROM_ADDR_DEVID_MASK |
8526                                         EEPROM_ADDR_READ);
8527         tw32(GRC_EEPROM_ADDR,
8528              tmp |
8529              (0 << EEPROM_ADDR_DEVID_SHIFT) |
8530              ((offset << EEPROM_ADDR_ADDR_SHIFT) &
8531               EEPROM_ADDR_ADDR_MASK) |
8532              EEPROM_ADDR_READ | EEPROM_ADDR_START);
8533
8534         for (i = 0; i < 10000; i++) {
8535                 tmp = tr32(GRC_EEPROM_ADDR);
8536
8537                 if (tmp & EEPROM_ADDR_COMPLETE)
8538                         break;
8539                 udelay(100);
8540         }
8541         if (!(tmp & EEPROM_ADDR_COMPLETE))
8542                 return -EBUSY;
8543
8544         *val = tr32(GRC_EEPROM_DATA);
8545         return 0;
8546 }
8547
8548 #define NVRAM_CMD_TIMEOUT 10000
8549
8550 static int tg3_nvram_exec_cmd(struct tg3 *tp, u32 nvram_cmd)
8551 {
8552         int i;
8553
8554         tw32(NVRAM_CMD, nvram_cmd);
8555         for (i = 0; i < NVRAM_CMD_TIMEOUT; i++) {
8556                 udelay(10);
8557                 if (tr32(NVRAM_CMD) & NVRAM_CMD_DONE) {
8558                         udelay(10);
8559                         break;
8560                 }
8561         }
8562         if (i == NVRAM_CMD_TIMEOUT) {
8563                 return -EBUSY;
8564         }
8565         return 0;
8566 }
8567
8568 static int tg3_nvram_read(struct tg3 *tp, u32 offset, u32 *val)
8569 {
8570         int ret;
8571
8572         if (tp->tg3_flags2 & TG3_FLG2_SUN_570X) {
8573                 printk(KERN_ERR PFX "Attempt to do nvram_read on Sun 570X\n");
8574                 return -EINVAL;
8575         }
8576
8577         if (!(tp->tg3_flags & TG3_FLAG_NVRAM))
8578                 return tg3_nvram_read_using_eeprom(tp, offset, val);
8579
8580         if ((tp->tg3_flags & TG3_FLAG_NVRAM_BUFFERED) &&
8581                 (tp->tg3_flags2 & TG3_FLG2_FLASH) &&
8582                 (tp->nvram_jedecnum == JEDEC_ATMEL)) {
8583
8584                 offset = ((offset / tp->nvram_pagesize) <<
8585                           ATMEL_AT45DB0X1B_PAGE_POS) +
8586                         (offset % tp->nvram_pagesize);
8587         }
8588
8589         if (offset > NVRAM_ADDR_MSK)
8590                 return -EINVAL;
8591
8592         tg3_nvram_lock(tp);
8593
8594         tg3_enable_nvram_access(tp);
8595
8596         tw32(NVRAM_ADDR, offset);
8597         ret = tg3_nvram_exec_cmd(tp, NVRAM_CMD_RD | NVRAM_CMD_GO |
8598                 NVRAM_CMD_FIRST | NVRAM_CMD_LAST | NVRAM_CMD_DONE);
8599
8600         if (ret == 0)
8601                 *val = swab32(tr32(NVRAM_RDDATA));
8602
8603         tg3_nvram_unlock(tp);
8604
8605         tg3_disable_nvram_access(tp);
8606
8607         return ret;
8608 }
8609
8610 static int tg3_nvram_write_block_using_eeprom(struct tg3 *tp,
8611                                     u32 offset, u32 len, u8 *buf)
8612 {
8613         int i, j, rc = 0;
8614         u32 val;
8615
8616         for (i = 0; i < len; i += 4) {
8617                 u32 addr, data;
8618
8619                 addr = offset + i;
8620
8621                 memcpy(&data, buf + i, 4);
8622
8623                 tw32(GRC_EEPROM_DATA, cpu_to_le32(data));
8624
8625                 val = tr32(GRC_EEPROM_ADDR);
8626                 tw32(GRC_EEPROM_ADDR, val | EEPROM_ADDR_COMPLETE);
8627
8628                 val &= ~(EEPROM_ADDR_ADDR_MASK | EEPROM_ADDR_DEVID_MASK |
8629                         EEPROM_ADDR_READ);
8630                 tw32(GRC_EEPROM_ADDR, val |
8631                         (0 << EEPROM_ADDR_DEVID_SHIFT) |
8632                         (addr & EEPROM_ADDR_ADDR_MASK) |
8633                         EEPROM_ADDR_START |
8634                         EEPROM_ADDR_WRITE);
8635
8636                 for (j = 0; j < 10000; j++) {
8637                         val = tr32(GRC_EEPROM_ADDR);
8638
8639                         if (val & EEPROM_ADDR_COMPLETE)
8640                                 break;
8641                         udelay(100);
8642                 }
8643                 if (!(val & EEPROM_ADDR_COMPLETE)) {
8644                         rc = -EBUSY;
8645                         break;
8646                 }
8647         }
8648
8649         return rc;
8650 }
8651
8652 /* offset and length are dword aligned */
8653 static int tg3_nvram_write_block_unbuffered(struct tg3 *tp, u32 offset, u32 len,
8654                 u8 *buf)
8655 {
8656         int ret = 0;
8657         u32 pagesize = tp->nvram_pagesize;
8658         u32 pagemask = pagesize - 1;
8659         u32 nvram_cmd;
8660         u8 *tmp;
8661
8662         tmp = kmalloc(pagesize, GFP_KERNEL);
8663         if (tmp == NULL)
8664                 return -ENOMEM;
8665
8666         while (len) {
8667                 int j;
8668                 u32 phy_addr, page_off, size;
8669
8670                 phy_addr = offset & ~pagemask;
8671
8672                 for (j = 0; j < pagesize; j += 4) {
8673                         if ((ret = tg3_nvram_read(tp, phy_addr + j,
8674                                                 (u32 *) (tmp + j))))
8675                                 break;
8676                 }
8677                 if (ret)
8678                         break;
8679
8680                 page_off = offset & pagemask;
8681                 size = pagesize;
8682                 if (len < size)
8683                         size = len;
8684
8685                 len -= size;
8686
8687                 memcpy(tmp + page_off, buf, size);
8688
8689                 offset = offset + (pagesize - page_off);
8690
8691                 tg3_enable_nvram_access(tp);
8692
8693                 /*
8694                  * Before we can erase the flash page, we need
8695                  * to issue a special "write enable" command.
8696                  */
8697                 nvram_cmd = NVRAM_CMD_WREN | NVRAM_CMD_GO | NVRAM_CMD_DONE;
8698
8699                 if (tg3_nvram_exec_cmd(tp, nvram_cmd))
8700                         break;
8701
8702                 /* Erase the target page */
8703                 tw32(NVRAM_ADDR, phy_addr);
8704
8705                 nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE | NVRAM_CMD_WR |
8706                         NVRAM_CMD_FIRST | NVRAM_CMD_LAST | NVRAM_CMD_ERASE;
8707
8708                 if (tg3_nvram_exec_cmd(tp, nvram_cmd))
8709                         break;
8710
8711                 /* Issue another write enable to start the write. */
8712                 nvram_cmd = NVRAM_CMD_WREN | NVRAM_CMD_GO | NVRAM_CMD_DONE;
8713
8714                 if (tg3_nvram_exec_cmd(tp, nvram_cmd))
8715                         break;
8716
8717                 for (j = 0; j < pagesize; j += 4) {
8718                         u32 data;
8719
8720                         data = *((u32 *) (tmp + j));
8721                         tw32(NVRAM_WRDATA, cpu_to_be32(data));
8722
8723                         tw32(NVRAM_ADDR, phy_addr + j);
8724
8725                         nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE |
8726                                 NVRAM_CMD_WR;
8727
8728                         if (j == 0)
8729                                 nvram_cmd |= NVRAM_CMD_FIRST;
8730                         else if (j == (pagesize - 4))
8731                                 nvram_cmd |= NVRAM_CMD_LAST;
8732
8733                         if ((ret = tg3_nvram_exec_cmd(tp, nvram_cmd)))
8734                                 break;
8735                 }
8736                 if (ret)
8737                         break;
8738         }
8739
8740         nvram_cmd = NVRAM_CMD_WRDI | NVRAM_CMD_GO | NVRAM_CMD_DONE;
8741         tg3_nvram_exec_cmd(tp, nvram_cmd);
8742
8743         kfree(tmp);
8744
8745         return ret;
8746 }
8747
8748 /* offset and length are dword aligned */
8749 static int tg3_nvram_write_block_buffered(struct tg3 *tp, u32 offset, u32 len,
8750                 u8 *buf)
8751 {
8752         int i, ret = 0;
8753
8754         for (i = 0; i < len; i += 4, offset += 4) {
8755                 u32 data, page_off, phy_addr, nvram_cmd;
8756
8757                 memcpy(&data, buf + i, 4);
8758                 tw32(NVRAM_WRDATA, cpu_to_be32(data));
8759
8760                 page_off = offset % tp->nvram_pagesize;
8761
8762                 if ((tp->tg3_flags2 & TG3_FLG2_FLASH) &&
8763                         (tp->nvram_jedecnum == JEDEC_ATMEL)) {
8764
8765                         phy_addr = ((offset / tp->nvram_pagesize) <<
8766                                     ATMEL_AT45DB0X1B_PAGE_POS) + page_off;
8767                 }
8768                 else {
8769                         phy_addr = offset;
8770                 }
8771
8772                 tw32(NVRAM_ADDR, phy_addr);
8773
8774                 nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE | NVRAM_CMD_WR;
8775
8776                 if ((page_off == 0) || (i == 0))
8777                         nvram_cmd |= NVRAM_CMD_FIRST;
8778                 else if (page_off == (tp->nvram_pagesize - 4))
8779                         nvram_cmd |= NVRAM_CMD_LAST;
8780
8781                 if (i == (len - 4))
8782                         nvram_cmd |= NVRAM_CMD_LAST;
8783
8784                 if ((GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5752) &&
8785                     (tp->nvram_jedecnum == JEDEC_ST) &&
8786                     (nvram_cmd & NVRAM_CMD_FIRST)) {
8787
8788                         if ((ret = tg3_nvram_exec_cmd(tp,
8789                                 NVRAM_CMD_WREN | NVRAM_CMD_GO |
8790                                 NVRAM_CMD_DONE)))
8791
8792                                 break;
8793                 }
8794                 if (!(tp->tg3_flags2 & TG3_FLG2_FLASH)) {
8795                         /* We always do complete word writes to eeprom. */
8796                         nvram_cmd |= (NVRAM_CMD_FIRST | NVRAM_CMD_LAST);
8797                 }
8798
8799                 if ((ret = tg3_nvram_exec_cmd(tp, nvram_cmd)))
8800                         break;
8801         }
8802         return ret;
8803 }
8804
8805 /* offset and length are dword aligned */
8806 static int tg3_nvram_write_block(struct tg3 *tp, u32 offset, u32 len, u8 *buf)
8807 {
8808         int ret;
8809
8810         if (tp->tg3_flags2 & TG3_FLG2_SUN_570X) {
8811                 printk(KERN_ERR PFX "Attempt to do nvram_write on Sun 570X\n");
8812                 return -EINVAL;
8813         }
8814
8815         if (tp->tg3_flags & TG3_FLAG_EEPROM_WRITE_PROT) {
8816                 tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl &
8817                        ~GRC_LCLCTRL_GPIO_OUTPUT1);
8818                 udelay(40);
8819         }
8820
8821         if (!(tp->tg3_flags & TG3_FLAG_NVRAM)) {
8822                 ret = tg3_nvram_write_block_using_eeprom(tp, offset, len, buf);
8823         }
8824         else {
8825                 u32 grc_mode;
8826
8827                 tg3_nvram_lock(tp);
8828
8829                 tg3_enable_nvram_access(tp);
8830                 if ((tp->tg3_flags2 & TG3_FLG2_5750_PLUS) &&
8831                     !(tp->tg3_flags2 & TG3_FLG2_PROTECTED_NVRAM))
8832                         tw32(NVRAM_WRITE1, 0x406);
8833
8834                 grc_mode = tr32(GRC_MODE);
8835                 tw32(GRC_MODE, grc_mode | GRC_MODE_NVRAM_WR_ENABLE);
8836
8837                 if ((tp->tg3_flags & TG3_FLAG_NVRAM_BUFFERED) ||
8838                         !(tp->tg3_flags2 & TG3_FLG2_FLASH)) {
8839
8840                         ret = tg3_nvram_write_block_buffered(tp, offset, len,
8841                                 buf);
8842                 }
8843                 else {
8844                         ret = tg3_nvram_write_block_unbuffered(tp, offset, len,
8845                                 buf);
8846                 }
8847
8848                 grc_mode = tr32(GRC_MODE);
8849                 tw32(GRC_MODE, grc_mode & ~GRC_MODE_NVRAM_WR_ENABLE);
8850
8851                 tg3_disable_nvram_access(tp);
8852                 tg3_nvram_unlock(tp);
8853         }
8854
8855         if (tp->tg3_flags & TG3_FLAG_EEPROM_WRITE_PROT) {
8856                 tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl);
8857                 udelay(40);
8858         }
8859
8860         return ret;
8861 }
8862
8863 struct subsys_tbl_ent {
8864         u16 subsys_vendor, subsys_devid;
8865         u32 phy_id;
8866 };
8867
8868 static struct subsys_tbl_ent subsys_id_to_phy_id[] = {
8869         /* Broadcom boards. */
8870         { PCI_VENDOR_ID_BROADCOM, 0x1644, PHY_ID_BCM5401 }, /* BCM95700A6 */
8871         { PCI_VENDOR_ID_BROADCOM, 0x0001, PHY_ID_BCM5701 }, /* BCM95701A5 */
8872         { PCI_VENDOR_ID_BROADCOM, 0x0002, PHY_ID_BCM8002 }, /* BCM95700T6 */
8873         { PCI_VENDOR_ID_BROADCOM, 0x0003, 0 },              /* BCM95700A9 */
8874         { PCI_VENDOR_ID_BROADCOM, 0x0005, PHY_ID_BCM5701 }, /* BCM95701T1 */
8875         { PCI_VENDOR_ID_BROADCOM, 0x0006, PHY_ID_BCM5701 }, /* BCM95701T8 */
8876         { PCI_VENDOR_ID_BROADCOM, 0x0007, 0 },              /* BCM95701A7 */
8877         { PCI_VENDOR_ID_BROADCOM, 0x0008, PHY_ID_BCM5701 }, /* BCM95701A10 */
8878         { PCI_VENDOR_ID_BROADCOM, 0x8008, PHY_ID_BCM5701 }, /* BCM95701A12 */
8879         { PCI_VENDOR_ID_BROADCOM, 0x0009, PHY_ID_BCM5703 }, /* BCM95703Ax1 */
8880         { PCI_VENDOR_ID_BROADCOM, 0x8009, PHY_ID_BCM5703 }, /* BCM95703Ax2 */
8881
8882         /* 3com boards. */
8883         { PCI_VENDOR_ID_3COM, 0x1000, PHY_ID_BCM5401 }, /* 3C996T */
8884         { PCI_VENDOR_ID_3COM, 0x1006, PHY_ID_BCM5701 }, /* 3C996BT */
8885         { PCI_VENDOR_ID_3COM, 0x1004, 0 },              /* 3C996SX */
8886         { PCI_VENDOR_ID_3COM, 0x1007, PHY_ID_BCM5701 }, /* 3C1000T */
8887         { PCI_VENDOR_ID_3COM, 0x1008, PHY_ID_BCM5701 }, /* 3C940BR01 */
8888
8889         /* DELL boards. */
8890         { PCI_VENDOR_ID_DELL, 0x00d1, PHY_ID_BCM5401 }, /* VIPER */
8891         { PCI_VENDOR_ID_DELL, 0x0106, PHY_ID_BCM5401 }, /* JAGUAR */
8892         { PCI_VENDOR_ID_DELL, 0x0109, PHY_ID_BCM5411 }, /* MERLOT */
8893         { PCI_VENDOR_ID_DELL, 0x010a, PHY_ID_BCM5411 }, /* SLIM_MERLOT */
8894
8895         /* Compaq boards. */
8896         { PCI_VENDOR_ID_COMPAQ, 0x007c, PHY_ID_BCM5701 }, /* BANSHEE */
8897         { PCI_VENDOR_ID_COMPAQ, 0x009a, PHY_ID_BCM5701 }, /* BANSHEE_2 */
8898         { PCI_VENDOR_ID_COMPAQ, 0x007d, 0 },              /* CHANGELING */
8899         { PCI_VENDOR_ID_COMPAQ, 0x0085, PHY_ID_BCM5701 }, /* NC7780 */
8900         { PCI_VENDOR_ID_COMPAQ, 0x0099, PHY_ID_BCM5701 }, /* NC7780_2 */
8901
8902         /* IBM boards. */
8903         { PCI_VENDOR_ID_IBM, 0x0281, 0 } /* IBM??? */
8904 };
8905
8906 static inline struct subsys_tbl_ent *lookup_by_subsys(struct tg3 *tp)
8907 {
8908         int i;
8909
8910         for (i = 0; i < ARRAY_SIZE(subsys_id_to_phy_id); i++) {
8911                 if ((subsys_id_to_phy_id[i].subsys_vendor ==
8912                      tp->pdev->subsystem_vendor) &&
8913                     (subsys_id_to_phy_id[i].subsys_devid ==
8914                      tp->pdev->subsystem_device))
8915                         return &subsys_id_to_phy_id[i];
8916         }
8917         return NULL;
8918 }
8919
8920 /* Since this function may be called in D3-hot power state during
8921  * tg3_init_one(), only config cycles are allowed.
8922  */
8923 static void __devinit tg3_get_eeprom_hw_cfg(struct tg3 *tp)
8924 {
8925         u32 val;
8926
8927         /* Make sure register accesses (indirect or otherwise)
8928          * will function correctly.
8929          */
8930         pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
8931                                tp->misc_host_ctrl);
8932
8933         tp->phy_id = PHY_ID_INVALID;
8934         tp->led_ctrl = LED_CTRL_MODE_PHY_1;
8935
8936         tg3_read_mem(tp, NIC_SRAM_DATA_SIG, &val);
8937         if (val == NIC_SRAM_DATA_SIG_MAGIC) {
8938                 u32 nic_cfg, led_cfg;
8939                 u32 nic_phy_id, ver, cfg2 = 0, eeprom_phy_id;
8940                 int eeprom_phy_serdes = 0;
8941
8942                 tg3_read_mem(tp, NIC_SRAM_DATA_CFG, &nic_cfg);
8943                 tp->nic_sram_data_cfg = nic_cfg;
8944
8945                 tg3_read_mem(tp, NIC_SRAM_DATA_VER, &ver);
8946                 ver >>= NIC_SRAM_DATA_VER_SHIFT;
8947                 if ((GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700) &&
8948                     (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701) &&
8949                     (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5703) &&
8950                     (ver > 0) && (ver < 0x100))
8951                         tg3_read_mem(tp, NIC_SRAM_DATA_CFG_2, &cfg2);
8952
8953                 if ((nic_cfg & NIC_SRAM_DATA_CFG_PHY_TYPE_MASK) ==
8954                     NIC_SRAM_DATA_CFG_PHY_TYPE_FIBER)
8955                         eeprom_phy_serdes = 1;
8956
8957                 tg3_read_mem(tp, NIC_SRAM_DATA_PHY_ID, &nic_phy_id);
8958                 if (nic_phy_id != 0) {
8959                         u32 id1 = nic_phy_id & NIC_SRAM_DATA_PHY_ID1_MASK;
8960                         u32 id2 = nic_phy_id & NIC_SRAM_DATA_PHY_ID2_MASK;
8961
8962                         eeprom_phy_id  = (id1 >> 16) << 10;
8963                         eeprom_phy_id |= (id2 & 0xfc00) << 16;
8964                         eeprom_phy_id |= (id2 & 0x03ff) <<  0;
8965                 } else
8966                         eeprom_phy_id = 0;
8967
8968                 tp->phy_id = eeprom_phy_id;
8969                 if (eeprom_phy_serdes) {
8970                         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780)
8971                                 tp->tg3_flags2 |= TG3_FLG2_MII_SERDES;
8972                         else
8973                                 tp->tg3_flags2 |= TG3_FLG2_PHY_SERDES;
8974                 }
8975
8976                 if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS)
8977                         led_cfg = cfg2 & (NIC_SRAM_DATA_CFG_LED_MODE_MASK |
8978                                     SHASTA_EXT_LED_MODE_MASK);
8979                 else
8980                         led_cfg = nic_cfg & NIC_SRAM_DATA_CFG_LED_MODE_MASK;
8981
8982                 switch (led_cfg) {
8983                 default:
8984                 case NIC_SRAM_DATA_CFG_LED_MODE_PHY_1:
8985                         tp->led_ctrl = LED_CTRL_MODE_PHY_1;
8986                         break;
8987
8988                 case NIC_SRAM_DATA_CFG_LED_MODE_PHY_2:
8989                         tp->led_ctrl = LED_CTRL_MODE_PHY_2;
8990                         break;
8991
8992                 case NIC_SRAM_DATA_CFG_LED_MODE_MAC:
8993                         tp->led_ctrl = LED_CTRL_MODE_MAC;
8994
8995                         /* Default to PHY_1_MODE if 0 (MAC_MODE) is
8996                          * read on some older 5700/5701 bootcode.
8997                          */
8998                         if (GET_ASIC_REV(tp->pci_chip_rev_id) ==
8999                             ASIC_REV_5700 ||
9000                             GET_ASIC_REV(tp->pci_chip_rev_id) ==
9001                             ASIC_REV_5701)
9002                                 tp->led_ctrl = LED_CTRL_MODE_PHY_1;
9003
9004                         break;
9005
9006                 case SHASTA_EXT_LED_SHARED:
9007                         tp->led_ctrl = LED_CTRL_MODE_SHARED;
9008                         if (tp->pci_chip_rev_id != CHIPREV_ID_5750_A0 &&
9009                             tp->pci_chip_rev_id != CHIPREV_ID_5750_A1)
9010                                 tp->led_ctrl |= (LED_CTRL_MODE_PHY_1 |
9011                                                  LED_CTRL_MODE_PHY_2);
9012                         break;
9013
9014                 case SHASTA_EXT_LED_MAC:
9015                         tp->led_ctrl = LED_CTRL_MODE_SHASTA_MAC;
9016                         break;
9017
9018                 case SHASTA_EXT_LED_COMBO:
9019                         tp->led_ctrl = LED_CTRL_MODE_COMBO;
9020                         if (tp->pci_chip_rev_id != CHIPREV_ID_5750_A0)
9021                                 tp->led_ctrl |= (LED_CTRL_MODE_PHY_1 |
9022                                                  LED_CTRL_MODE_PHY_2);
9023                         break;
9024
9025                 };
9026
9027                 if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
9028                      GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) &&
9029                     tp->pdev->subsystem_vendor == PCI_VENDOR_ID_DELL)
9030                         tp->led_ctrl = LED_CTRL_MODE_PHY_2;
9031
9032                 if ((GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700) &&
9033                     (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701) &&
9034                     (nic_cfg & NIC_SRAM_DATA_CFG_EEPROM_WP))
9035                         tp->tg3_flags |= TG3_FLAG_EEPROM_WRITE_PROT;
9036
9037                 if (nic_cfg & NIC_SRAM_DATA_CFG_ASF_ENABLE) {
9038                         tp->tg3_flags |= TG3_FLAG_ENABLE_ASF;
9039                         if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS)
9040                                 tp->tg3_flags2 |= TG3_FLG2_ASF_NEW_HANDSHAKE;
9041                 }
9042                 if (nic_cfg & NIC_SRAM_DATA_CFG_FIBER_WOL)
9043                         tp->tg3_flags |= TG3_FLAG_SERDES_WOL_CAP;
9044
9045                 if (cfg2 & (1 << 17))
9046                         tp->tg3_flags2 |= TG3_FLG2_CAPACITIVE_COUPLING;
9047
9048                 /* serdes signal pre-emphasis in register 0x590 set by */
9049                 /* bootcode if bit 18 is set */
9050                 if (cfg2 & (1 << 18))
9051                         tp->tg3_flags2 |= TG3_FLG2_SERDES_PREEMPHASIS;
9052         }
9053 }
9054
9055 static int __devinit tg3_phy_probe(struct tg3 *tp)
9056 {
9057         u32 hw_phy_id_1, hw_phy_id_2;
9058         u32 hw_phy_id, hw_phy_id_masked;
9059         int err;
9060
9061         /* Reading the PHY ID register can conflict with ASF
9062          * firwmare access to the PHY hardware.
9063          */
9064         err = 0;
9065         if (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) {
9066                 hw_phy_id = hw_phy_id_masked = PHY_ID_INVALID;
9067         } else {
9068                 /* Now read the physical PHY_ID from the chip and verify
9069                  * that it is sane.  If it doesn't look good, we fall back
9070                  * to either the hard-coded table based PHY_ID and failing
9071                  * that the value found in the eeprom area.
9072                  */
9073                 err |= tg3_readphy(tp, MII_PHYSID1, &hw_phy_id_1);
9074                 err |= tg3_readphy(tp, MII_PHYSID2, &hw_phy_id_2);
9075
9076                 hw_phy_id  = (hw_phy_id_1 & 0xffff) << 10;
9077                 hw_phy_id |= (hw_phy_id_2 & 0xfc00) << 16;
9078                 hw_phy_id |= (hw_phy_id_2 & 0x03ff) <<  0;
9079
9080                 hw_phy_id_masked = hw_phy_id & PHY_ID_MASK;
9081         }
9082
9083         if (!err && KNOWN_PHY_ID(hw_phy_id_masked)) {
9084                 tp->phy_id = hw_phy_id;
9085                 if (hw_phy_id_masked == PHY_ID_BCM8002)
9086                         tp->tg3_flags2 |= TG3_FLG2_PHY_SERDES;
9087                 else
9088                         tp->tg3_flags2 &= ~TG3_FLG2_PHY_SERDES;
9089         } else {
9090                 if (tp->phy_id != PHY_ID_INVALID) {
9091                         /* Do nothing, phy ID already set up in
9092                          * tg3_get_eeprom_hw_cfg().
9093                          */
9094                 } else {
9095                         struct subsys_tbl_ent *p;
9096
9097                         /* No eeprom signature?  Try the hardcoded
9098                          * subsys device table.
9099                          */
9100                         p = lookup_by_subsys(tp);
9101                         if (!p)
9102                                 return -ENODEV;
9103
9104                         tp->phy_id = p->phy_id;
9105                         if (!tp->phy_id ||
9106                             tp->phy_id == PHY_ID_BCM8002)
9107                                 tp->tg3_flags2 |= TG3_FLG2_PHY_SERDES;
9108                 }
9109         }
9110
9111         if (!(tp->tg3_flags2 & TG3_FLG2_ANY_SERDES) &&
9112             !(tp->tg3_flags & TG3_FLAG_ENABLE_ASF)) {
9113                 u32 bmsr, adv_reg, tg3_ctrl;
9114
9115                 tg3_readphy(tp, MII_BMSR, &bmsr);
9116                 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
9117                     (bmsr & BMSR_LSTATUS))
9118                         goto skip_phy_reset;
9119
9120                 err = tg3_phy_reset(tp);
9121                 if (err)
9122                         return err;
9123
9124                 adv_reg = (ADVERTISE_10HALF | ADVERTISE_10FULL |
9125                            ADVERTISE_100HALF | ADVERTISE_100FULL |
9126                            ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP);
9127                 tg3_ctrl = 0;
9128                 if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY)) {
9129                         tg3_ctrl = (MII_TG3_CTRL_ADV_1000_HALF |
9130                                     MII_TG3_CTRL_ADV_1000_FULL);
9131                         if (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
9132                             tp->pci_chip_rev_id == CHIPREV_ID_5701_B0)
9133                                 tg3_ctrl |= (MII_TG3_CTRL_AS_MASTER |
9134                                              MII_TG3_CTRL_ENABLE_AS_MASTER);
9135                 }
9136
9137                 if (!tg3_copper_is_advertising_all(tp)) {
9138                         tg3_writephy(tp, MII_ADVERTISE, adv_reg);
9139
9140                         if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY))
9141                                 tg3_writephy(tp, MII_TG3_CTRL, tg3_ctrl);
9142
9143                         tg3_writephy(tp, MII_BMCR,
9144                                      BMCR_ANENABLE | BMCR_ANRESTART);
9145                 }
9146                 tg3_phy_set_wirespeed(tp);
9147
9148                 tg3_writephy(tp, MII_ADVERTISE, adv_reg);
9149                 if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY))
9150                         tg3_writephy(tp, MII_TG3_CTRL, tg3_ctrl);
9151         }
9152
9153 skip_phy_reset:
9154         if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5401) {
9155                 err = tg3_init_5401phy_dsp(tp);
9156                 if (err)
9157                         return err;
9158         }
9159
9160         if (!err && ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5401)) {
9161                 err = tg3_init_5401phy_dsp(tp);
9162         }
9163
9164         if (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES)
9165                 tp->link_config.advertising =
9166                         (ADVERTISED_1000baseT_Half |
9167                          ADVERTISED_1000baseT_Full |
9168                          ADVERTISED_Autoneg |
9169                          ADVERTISED_FIBRE);
9170         if (tp->tg3_flags & TG3_FLAG_10_100_ONLY)
9171                 tp->link_config.advertising &=
9172                         ~(ADVERTISED_1000baseT_Half |
9173                           ADVERTISED_1000baseT_Full);
9174
9175         return err;
9176 }
9177
9178 static void __devinit tg3_read_partno(struct tg3 *tp)
9179 {
9180         unsigned char vpd_data[256];
9181         int i;
9182
9183         if (tp->tg3_flags2 & TG3_FLG2_SUN_570X) {
9184                 /* Sun decided not to put the necessary bits in the
9185                  * NVRAM of their onboard tg3 parts :(
9186                  */
9187                 strcpy(tp->board_part_number, "Sun 570X");
9188                 return;
9189         }
9190
9191         for (i = 0; i < 256; i += 4) {
9192                 u32 tmp;
9193
9194                 if (tg3_nvram_read(tp, 0x100 + i, &tmp))
9195                         goto out_not_found;
9196
9197                 vpd_data[i + 0] = ((tmp >>  0) & 0xff);
9198                 vpd_data[i + 1] = ((tmp >>  8) & 0xff);
9199                 vpd_data[i + 2] = ((tmp >> 16) & 0xff);
9200                 vpd_data[i + 3] = ((tmp >> 24) & 0xff);
9201         }
9202
9203         /* Now parse and find the part number. */
9204         for (i = 0; i < 256; ) {
9205                 unsigned char val = vpd_data[i];
9206                 int block_end;
9207
9208                 if (val == 0x82 || val == 0x91) {
9209                         i = (i + 3 +
9210                              (vpd_data[i + 1] +
9211                               (vpd_data[i + 2] << 8)));
9212                         continue;
9213                 }
9214
9215                 if (val != 0x90)
9216                         goto out_not_found;
9217
9218                 block_end = (i + 3 +
9219                              (vpd_data[i + 1] +
9220                               (vpd_data[i + 2] << 8)));
9221                 i += 3;
9222                 while (i < block_end) {
9223                         if (vpd_data[i + 0] == 'P' &&
9224                             vpd_data[i + 1] == 'N') {
9225                                 int partno_len = vpd_data[i + 2];
9226
9227                                 if (partno_len > 24)
9228                                         goto out_not_found;
9229
9230                                 memcpy(tp->board_part_number,
9231                                        &vpd_data[i + 3],
9232                                        partno_len);
9233
9234                                 /* Success. */
9235                                 return;
9236                         }
9237                 }
9238
9239                 /* Part number not found. */
9240                 goto out_not_found;
9241         }
9242
9243 out_not_found:
9244         strcpy(tp->board_part_number, "none");
9245 }
9246
9247 #ifdef CONFIG_SPARC64
9248 static int __devinit tg3_is_sun_570X(struct tg3 *tp)
9249 {
9250         struct pci_dev *pdev = tp->pdev;
9251         struct pcidev_cookie *pcp = pdev->sysdata;
9252
9253         if (pcp != NULL) {
9254                 int node = pcp->prom_node;
9255                 u32 venid;
9256                 int err;
9257
9258                 err = prom_getproperty(node, "subsystem-vendor-id",
9259                                        (char *) &venid, sizeof(venid));
9260                 if (err == 0 || err == -1)
9261                         return 0;
9262                 if (venid == PCI_VENDOR_ID_SUN)
9263                         return 1;
9264         }
9265         return 0;
9266 }
9267 #endif
9268
9269 static int __devinit tg3_get_invariants(struct tg3 *tp)
9270 {
9271         static struct pci_device_id write_reorder_chipsets[] = {
9272                 { PCI_DEVICE(PCI_VENDOR_ID_AMD,
9273                              PCI_DEVICE_ID_AMD_FE_GATE_700C) },
9274                 { },
9275         };
9276         u32 misc_ctrl_reg;
9277         u32 cacheline_sz_reg;
9278         u32 pci_state_reg, grc_misc_cfg;
9279         u32 val;
9280         u16 pci_cmd;
9281         int err;
9282
9283 #ifdef CONFIG_SPARC64
9284         if (tg3_is_sun_570X(tp))
9285                 tp->tg3_flags2 |= TG3_FLG2_SUN_570X;
9286 #endif
9287
9288         /* If we have an AMD 762 chipset, write
9289          * reordering to the mailbox registers done by the host
9290          * controller can cause major troubles.  We read back from
9291          * every mailbox register write to force the writes to be
9292          * posted to the chip in order.
9293          */
9294         if (pci_dev_present(write_reorder_chipsets))
9295                 tp->tg3_flags |= TG3_FLAG_MBOX_WRITE_REORDER;
9296
9297         /* Force memory write invalidate off.  If we leave it on,
9298          * then on 5700_BX chips we have to enable a workaround.
9299          * The workaround is to set the TG3PCI_DMA_RW_CTRL boundary
9300          * to match the cacheline size.  The Broadcom driver have this
9301          * workaround but turns MWI off all the times so never uses
9302          * it.  This seems to suggest that the workaround is insufficient.
9303          */
9304         pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
9305         pci_cmd &= ~PCI_COMMAND_INVALIDATE;
9306         pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
9307
9308         /* It is absolutely critical that TG3PCI_MISC_HOST_CTRL
9309          * has the register indirect write enable bit set before
9310          * we try to access any of the MMIO registers.  It is also
9311          * critical that the PCI-X hw workaround situation is decided
9312          * before that as well.
9313          */
9314         pci_read_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
9315                               &misc_ctrl_reg);
9316
9317         tp->pci_chip_rev_id = (misc_ctrl_reg >>
9318                                MISC_HOST_CTRL_CHIPREV_SHIFT);
9319
9320         /* Wrong chip ID in 5752 A0. This code can be removed later
9321          * as A0 is not in production.
9322          */
9323         if (tp->pci_chip_rev_id == CHIPREV_ID_5752_A0_HW)
9324                 tp->pci_chip_rev_id = CHIPREV_ID_5752_A0;
9325
9326         /* If we have 5702/03 A1 or A2 on certain ICH chipsets,
9327          * we need to disable memory and use config. cycles
9328          * only to access all registers. The 5702/03 chips
9329          * can mistakenly decode the special cycles from the
9330          * ICH chipsets as memory write cycles, causing corruption
9331          * of register and memory space. Only certain ICH bridges
9332          * will drive special cycles with non-zero data during the
9333          * address phase which can fall within the 5703's address
9334          * range. This is not an ICH bug as the PCI spec allows
9335          * non-zero address during special cycles. However, only
9336          * these ICH bridges are known to drive non-zero addresses
9337          * during special cycles.
9338          *
9339          * Since special cycles do not cross PCI bridges, we only
9340          * enable this workaround if the 5703 is on the secondary
9341          * bus of these ICH bridges.
9342          */
9343         if ((tp->pci_chip_rev_id == CHIPREV_ID_5703_A1) ||
9344             (tp->pci_chip_rev_id == CHIPREV_ID_5703_A2)) {
9345                 static struct tg3_dev_id {
9346                         u32     vendor;
9347                         u32     device;
9348                         u32     rev;
9349                 } ich_chipsets[] = {
9350                         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AA_8,
9351                           PCI_ANY_ID },
9352                         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AB_8,
9353                           PCI_ANY_ID },
9354                         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_11,
9355                           0xa },
9356                         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_6,
9357                           PCI_ANY_ID },
9358                         { },
9359                 };
9360                 struct tg3_dev_id *pci_id = &ich_chipsets[0];
9361                 struct pci_dev *bridge = NULL;
9362
9363                 while (pci_id->vendor != 0) {
9364                         bridge = pci_get_device(pci_id->vendor, pci_id->device,
9365                                                 bridge);
9366                         if (!bridge) {
9367                                 pci_id++;
9368                                 continue;
9369                         }
9370                         if (pci_id->rev != PCI_ANY_ID) {
9371                                 u8 rev;
9372
9373                                 pci_read_config_byte(bridge, PCI_REVISION_ID,
9374                                                      &rev);
9375                                 if (rev > pci_id->rev)
9376                                         continue;
9377                         }
9378                         if (bridge->subordinate &&
9379                             (bridge->subordinate->number ==
9380                              tp->pdev->bus->number)) {
9381
9382                                 tp->tg3_flags2 |= TG3_FLG2_ICH_WORKAROUND;
9383                                 pci_dev_put(bridge);
9384                                 break;
9385                         }
9386                 }
9387         }
9388
9389         /* Find msi capability. */
9390         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780)
9391                 tp->msi_cap = pci_find_capability(tp->pdev, PCI_CAP_ID_MSI);
9392
9393         /* Initialize misc host control in PCI block. */
9394         tp->misc_host_ctrl |= (misc_ctrl_reg &
9395                                MISC_HOST_CTRL_CHIPREV);
9396         pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
9397                                tp->misc_host_ctrl);
9398
9399         pci_read_config_dword(tp->pdev, TG3PCI_CACHELINESZ,
9400                               &cacheline_sz_reg);
9401
9402         tp->pci_cacheline_sz = (cacheline_sz_reg >>  0) & 0xff;
9403         tp->pci_lat_timer    = (cacheline_sz_reg >>  8) & 0xff;
9404         tp->pci_hdr_type     = (cacheline_sz_reg >> 16) & 0xff;
9405         tp->pci_bist         = (cacheline_sz_reg >> 24) & 0xff;
9406
9407         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750 ||
9408             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752 ||
9409             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780)
9410                 tp->tg3_flags2 |= TG3_FLG2_5750_PLUS;
9411
9412         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) ||
9413             (tp->tg3_flags2 & TG3_FLG2_5750_PLUS))
9414                 tp->tg3_flags2 |= TG3_FLG2_5705_PLUS;
9415
9416         if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS)
9417                 tp->tg3_flags2 |= TG3_FLG2_HW_TSO;
9418
9419         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5705 &&
9420             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5750 &&
9421             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5752)
9422                 tp->tg3_flags2 |= TG3_FLG2_JUMBO_CAPABLE;
9423
9424         if (pci_find_capability(tp->pdev, PCI_CAP_ID_EXP) != 0)
9425                 tp->tg3_flags2 |= TG3_FLG2_PCI_EXPRESS;
9426
9427         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 &&
9428             tp->pci_lat_timer < 64) {
9429                 tp->pci_lat_timer = 64;
9430
9431                 cacheline_sz_reg  = ((tp->pci_cacheline_sz & 0xff) <<  0);
9432                 cacheline_sz_reg |= ((tp->pci_lat_timer    & 0xff) <<  8);
9433                 cacheline_sz_reg |= ((tp->pci_hdr_type     & 0xff) << 16);
9434                 cacheline_sz_reg |= ((tp->pci_bist         & 0xff) << 24);
9435
9436                 pci_write_config_dword(tp->pdev, TG3PCI_CACHELINESZ,
9437                                        cacheline_sz_reg);
9438         }
9439
9440         pci_read_config_dword(tp->pdev, TG3PCI_PCISTATE,
9441                               &pci_state_reg);
9442
9443         if ((pci_state_reg & PCISTATE_CONV_PCI_MODE) == 0) {
9444                 tp->tg3_flags |= TG3_FLAG_PCIX_MODE;
9445
9446                 /* If this is a 5700 BX chipset, and we are in PCI-X
9447                  * mode, enable register write workaround.
9448                  *
9449                  * The workaround is to use indirect register accesses
9450                  * for all chip writes not to mailbox registers.
9451                  */
9452                 if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5700_BX) {
9453                         u32 pm_reg;
9454                         u16 pci_cmd;
9455
9456                         tp->tg3_flags |= TG3_FLAG_PCIX_TARGET_HWBUG;
9457
9458                         /* The chip can have it's power management PCI config
9459                          * space registers clobbered due to this bug.
9460                          * So explicitly force the chip into D0 here.
9461                          */
9462                         pci_read_config_dword(tp->pdev, TG3PCI_PM_CTRL_STAT,
9463                                               &pm_reg);
9464                         pm_reg &= ~PCI_PM_CTRL_STATE_MASK;
9465                         pm_reg |= PCI_PM_CTRL_PME_ENABLE | 0 /* D0 */;
9466                         pci_write_config_dword(tp->pdev, TG3PCI_PM_CTRL_STAT,
9467                                                pm_reg);
9468
9469                         /* Also, force SERR#/PERR# in PCI command. */
9470                         pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
9471                         pci_cmd |= PCI_COMMAND_PARITY | PCI_COMMAND_SERR;
9472                         pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
9473                 }
9474         }
9475
9476         /* 5700 BX chips need to have their TX producer index mailboxes
9477          * written twice to workaround a bug.
9478          */
9479         if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5700_BX)
9480                 tp->tg3_flags |= TG3_FLAG_TXD_MBOX_HWBUG;
9481
9482         /* Back to back register writes can cause problems on this chip,
9483          * the workaround is to read back all reg writes except those to
9484          * mailbox regs.  See tg3_write_indirect_reg32().
9485          *
9486          * PCI Express 5750_A0 rev chips need this workaround too.
9487          */
9488         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701 ||
9489             ((tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) &&
9490              tp->pci_chip_rev_id == CHIPREV_ID_5750_A0))
9491                 tp->tg3_flags |= TG3_FLAG_5701_REG_WRITE_BUG;
9492
9493         if ((pci_state_reg & PCISTATE_BUS_SPEED_HIGH) != 0)
9494                 tp->tg3_flags |= TG3_FLAG_PCI_HIGH_SPEED;
9495         if ((pci_state_reg & PCISTATE_BUS_32BIT) != 0)
9496                 tp->tg3_flags |= TG3_FLAG_PCI_32BIT;
9497
9498         /* Chip-specific fixup from Broadcom driver */
9499         if ((tp->pci_chip_rev_id == CHIPREV_ID_5704_A0) &&
9500             (!(pci_state_reg & PCISTATE_RETRY_SAME_DMA))) {
9501                 pci_state_reg |= PCISTATE_RETRY_SAME_DMA;
9502                 pci_write_config_dword(tp->pdev, TG3PCI_PCISTATE, pci_state_reg);
9503         }
9504
9505         /* Default fast path register access methods */
9506         tp->read32 = tg3_read32;
9507         tp->write32 = tg3_write32;
9508         tp->read32_mbox = tg3_read32;
9509         tp->write32_mbox = tg3_write32;
9510         tp->write32_tx_mbox = tg3_write32;
9511         tp->write32_rx_mbox = tg3_write32;
9512
9513         /* Various workaround register access methods */
9514         if (tp->tg3_flags & TG3_FLAG_PCIX_TARGET_HWBUG)
9515                 tp->write32 = tg3_write_indirect_reg32;
9516         else if (tp->tg3_flags & TG3_FLAG_5701_REG_WRITE_BUG)
9517                 tp->write32 = tg3_write_flush_reg32;
9518
9519         if ((tp->tg3_flags & TG3_FLAG_TXD_MBOX_HWBUG) ||
9520             (tp->tg3_flags & TG3_FLAG_MBOX_WRITE_REORDER)) {
9521                 tp->write32_tx_mbox = tg3_write32_tx_mbox;
9522                 if (tp->tg3_flags & TG3_FLAG_MBOX_WRITE_REORDER)
9523                         tp->write32_rx_mbox = tg3_write_flush_reg32;
9524         }
9525
9526         if (tp->tg3_flags2 & TG3_FLG2_ICH_WORKAROUND) {
9527                 tp->read32 = tg3_read_indirect_reg32;
9528                 tp->write32 = tg3_write_indirect_reg32;
9529                 tp->read32_mbox = tg3_read_indirect_mbox;
9530                 tp->write32_mbox = tg3_write_indirect_mbox;
9531                 tp->write32_tx_mbox = tg3_write_indirect_mbox;
9532                 tp->write32_rx_mbox = tg3_write_indirect_mbox;
9533
9534                 iounmap(tp->regs);
9535                 tp->regs = 0;
9536
9537                 pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
9538                 pci_cmd &= ~PCI_COMMAND_MEMORY;
9539                 pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
9540         }
9541
9542         /* Get eeprom hw config before calling tg3_set_power_state().
9543          * In particular, the TG3_FLAG_EEPROM_WRITE_PROT flag must be
9544          * determined before calling tg3_set_power_state() so that
9545          * we know whether or not to switch out of Vaux power.
9546          * When the flag is set, it means that GPIO1 is used for eeprom
9547          * write protect and also implies that it is a LOM where GPIOs
9548          * are not used to switch power.
9549          */
9550         tg3_get_eeprom_hw_cfg(tp);
9551
9552         /* Set up tp->grc_local_ctrl before calling tg3_set_power_state().
9553          * GPIO1 driven high will bring 5700's external PHY out of reset.
9554          * It is also used as eeprom write protect on LOMs.
9555          */
9556         tp->grc_local_ctrl = GRC_LCLCTRL_INT_ON_ATTN | GRC_LCLCTRL_AUTO_SEEPROM;
9557         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700) ||
9558             (tp->tg3_flags & TG3_FLAG_EEPROM_WRITE_PROT))
9559                 tp->grc_local_ctrl |= (GRC_LCLCTRL_GPIO_OE1 |
9560                                        GRC_LCLCTRL_GPIO_OUTPUT1);
9561         /* Unused GPIO3 must be driven as output on 5752 because there
9562          * are no pull-up resistors on unused GPIO pins.
9563          */
9564         else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752)
9565                 tp->grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE3;
9566
9567         /* Force the chip into D0. */
9568         err = tg3_set_power_state(tp, 0);
9569         if (err) {
9570                 printk(KERN_ERR PFX "(%s) transition to D0 failed\n",
9571                        pci_name(tp->pdev));
9572                 return err;
9573         }
9574
9575         /* 5700 B0 chips do not support checksumming correctly due
9576          * to hardware bugs.
9577          */
9578         if (tp->pci_chip_rev_id == CHIPREV_ID_5700_B0)
9579                 tp->tg3_flags |= TG3_FLAG_BROKEN_CHECKSUMS;
9580
9581         /* Pseudo-header checksum is done by hardware logic and not
9582          * the offload processers, so make the chip do the pseudo-
9583          * header checksums on receive.  For transmit it is more
9584          * convenient to do the pseudo-header checksum in software
9585          * as Linux does that on transmit for us in all cases.
9586          */
9587         tp->tg3_flags |= TG3_FLAG_NO_TX_PSEUDO_CSUM;
9588         tp->tg3_flags &= ~TG3_FLAG_NO_RX_PSEUDO_CSUM;
9589
9590         /* Derive initial jumbo mode from MTU assigned in
9591          * ether_setup() via the alloc_etherdev() call
9592          */
9593         if (tp->dev->mtu > ETH_DATA_LEN &&
9594             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5780)
9595                 tp->tg3_flags |= TG3_FLAG_JUMBO_RING_ENABLE;
9596
9597         /* Determine WakeOnLan speed to use. */
9598         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
9599             tp->pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
9600             tp->pci_chip_rev_id == CHIPREV_ID_5701_B0 ||
9601             tp->pci_chip_rev_id == CHIPREV_ID_5701_B2) {
9602                 tp->tg3_flags &= ~(TG3_FLAG_WOL_SPEED_100MB);
9603         } else {
9604                 tp->tg3_flags |= TG3_FLAG_WOL_SPEED_100MB;
9605         }
9606
9607         /* A few boards don't want Ethernet@WireSpeed phy feature */
9608         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700) ||
9609             ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) &&
9610              (tp->pci_chip_rev_id != CHIPREV_ID_5705_A0) &&
9611              (tp->pci_chip_rev_id != CHIPREV_ID_5705_A1)) ||
9612             (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES))
9613                 tp->tg3_flags2 |= TG3_FLG2_NO_ETH_WIRE_SPEED;
9614
9615         if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5703_AX ||
9616             GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5704_AX)
9617                 tp->tg3_flags2 |= TG3_FLG2_PHY_ADC_BUG;
9618         if (tp->pci_chip_rev_id == CHIPREV_ID_5704_A0)
9619                 tp->tg3_flags2 |= TG3_FLG2_PHY_5704_A0_BUG;
9620
9621         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)
9622                 tp->tg3_flags2 |= TG3_FLG2_PHY_BER_BUG;
9623
9624         tp->coalesce_mode = 0;
9625         if (GET_CHIP_REV(tp->pci_chip_rev_id) != CHIPREV_5700_AX &&
9626             GET_CHIP_REV(tp->pci_chip_rev_id) != CHIPREV_5700_BX)
9627                 tp->coalesce_mode |= HOSTCC_MODE_32BYTE;
9628
9629         /* Initialize MAC MI mode, polling disabled. */
9630         tw32_f(MAC_MI_MODE, tp->mi_mode);
9631         udelay(80);
9632
9633         /* Initialize data/descriptor byte/word swapping. */
9634         val = tr32(GRC_MODE);
9635         val &= GRC_MODE_HOST_STACKUP;
9636         tw32(GRC_MODE, val | tp->grc_mode);
9637
9638         tg3_switch_clocks(tp);
9639
9640         /* Clear this out for sanity. */
9641         tw32(TG3PCI_MEM_WIN_BASE_ADDR, 0);
9642
9643         pci_read_config_dword(tp->pdev, TG3PCI_PCISTATE,
9644                               &pci_state_reg);
9645         if ((pci_state_reg & PCISTATE_CONV_PCI_MODE) == 0 &&
9646             (tp->tg3_flags & TG3_FLAG_PCIX_TARGET_HWBUG) == 0) {
9647                 u32 chiprevid = GET_CHIP_REV_ID(tp->misc_host_ctrl);
9648
9649                 if (chiprevid == CHIPREV_ID_5701_A0 ||
9650                     chiprevid == CHIPREV_ID_5701_B0 ||
9651                     chiprevid == CHIPREV_ID_5701_B2 ||
9652                     chiprevid == CHIPREV_ID_5701_B5) {
9653                         void __iomem *sram_base;
9654
9655                         /* Write some dummy words into the SRAM status block
9656                          * area, see if it reads back correctly.  If the return
9657                          * value is bad, force enable the PCIX workaround.
9658                          */
9659                         sram_base = tp->regs + NIC_SRAM_WIN_BASE + NIC_SRAM_STATS_BLK;
9660
9661                         writel(0x00000000, sram_base);
9662                         writel(0x00000000, sram_base + 4);
9663                         writel(0xffffffff, sram_base + 4);
9664                         if (readl(sram_base) != 0x00000000)
9665                                 tp->tg3_flags |= TG3_FLAG_PCIX_TARGET_HWBUG;
9666                 }
9667         }
9668
9669         udelay(50);
9670         tg3_nvram_init(tp);
9671
9672         grc_misc_cfg = tr32(GRC_MISC_CFG);
9673         grc_misc_cfg &= GRC_MISC_CFG_BOARD_ID_MASK;
9674
9675         /* Broadcom's driver says that CIOBE multisplit has a bug */
9676 #if 0
9677         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704 &&
9678             grc_misc_cfg == GRC_MISC_CFG_BOARD_ID_5704CIOBE) {
9679                 tp->tg3_flags |= TG3_FLAG_SPLIT_MODE;
9680                 tp->split_mode_max_reqs = SPLIT_MODE_5704_MAX_REQ;
9681         }
9682 #endif
9683         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705 &&
9684             (grc_misc_cfg == GRC_MISC_CFG_BOARD_ID_5788 ||
9685              grc_misc_cfg == GRC_MISC_CFG_BOARD_ID_5788M))
9686                 tp->tg3_flags2 |= TG3_FLG2_IS_5788;
9687
9688         if (!(tp->tg3_flags2 & TG3_FLG2_IS_5788) &&
9689             (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700))
9690                 tp->tg3_flags |= TG3_FLAG_TAGGED_STATUS;
9691         if (tp->tg3_flags & TG3_FLAG_TAGGED_STATUS) {
9692                 tp->coalesce_mode |= (HOSTCC_MODE_CLRTICK_RXBD |
9693                                       HOSTCC_MODE_CLRTICK_TXBD);
9694
9695                 tp->misc_host_ctrl |= MISC_HOST_CTRL_TAGGED_STATUS;
9696                 pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
9697                                        tp->misc_host_ctrl);
9698         }
9699
9700         /* these are limited to 10/100 only */
9701         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 &&
9702              (grc_misc_cfg == 0x8000 || grc_misc_cfg == 0x4000)) ||
9703             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705 &&
9704              tp->pdev->vendor == PCI_VENDOR_ID_BROADCOM &&
9705              (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5901 ||
9706               tp->pdev->device == PCI_DEVICE_ID_TIGON3_5901_2 ||
9707               tp->pdev->device == PCI_DEVICE_ID_TIGON3_5705F)) ||
9708             (tp->pdev->vendor == PCI_VENDOR_ID_BROADCOM &&
9709              (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5751F ||
9710               tp->pdev->device == PCI_DEVICE_ID_TIGON3_5753F)))
9711                 tp->tg3_flags |= TG3_FLAG_10_100_ONLY;
9712
9713         err = tg3_phy_probe(tp);
9714         if (err) {
9715                 printk(KERN_ERR PFX "(%s) phy probe failed, err %d\n",
9716                        pci_name(tp->pdev), err);
9717                 /* ... but do not return immediately ... */
9718         }
9719
9720         tg3_read_partno(tp);
9721
9722         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
9723                 tp->tg3_flags &= ~TG3_FLAG_USE_MI_INTERRUPT;
9724         } else {
9725                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700)
9726                         tp->tg3_flags |= TG3_FLAG_USE_MI_INTERRUPT;
9727                 else
9728                         tp->tg3_flags &= ~TG3_FLAG_USE_MI_INTERRUPT;
9729         }
9730
9731         /* 5700 {AX,BX} chips have a broken status block link
9732          * change bit implementation, so we must use the
9733          * status register in those cases.
9734          */
9735         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700)
9736                 tp->tg3_flags |= TG3_FLAG_USE_LINKCHG_REG;
9737         else
9738                 tp->tg3_flags &= ~TG3_FLAG_USE_LINKCHG_REG;
9739
9740         /* The led_ctrl is set during tg3_phy_probe, here we might
9741          * have to force the link status polling mechanism based
9742          * upon subsystem IDs.
9743          */
9744         if (tp->pdev->subsystem_vendor == PCI_VENDOR_ID_DELL &&
9745             !(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)) {
9746                 tp->tg3_flags |= (TG3_FLAG_USE_MI_INTERRUPT |
9747                                   TG3_FLAG_USE_LINKCHG_REG);
9748         }
9749
9750         /* For all SERDES we poll the MAC status register. */
9751         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)
9752                 tp->tg3_flags |= TG3_FLAG_POLL_SERDES;
9753         else
9754                 tp->tg3_flags &= ~TG3_FLAG_POLL_SERDES;
9755
9756         /* It seems all chips can get confused if TX buffers
9757          * straddle the 4GB address boundary in some cases.
9758          */
9759         tp->dev->hard_start_xmit = tg3_start_xmit;
9760
9761         tp->rx_offset = 2;
9762         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701 &&
9763             (tp->tg3_flags & TG3_FLAG_PCIX_MODE) != 0)
9764                 tp->rx_offset = 0;
9765
9766         /* By default, disable wake-on-lan.  User can change this
9767          * using ETHTOOL_SWOL.
9768          */
9769         tp->tg3_flags &= ~TG3_FLAG_WOL_ENABLE;
9770
9771         return err;
9772 }
9773
9774 #ifdef CONFIG_SPARC64
9775 static int __devinit tg3_get_macaddr_sparc(struct tg3 *tp)
9776 {
9777         struct net_device *dev = tp->dev;
9778         struct pci_dev *pdev = tp->pdev;
9779         struct pcidev_cookie *pcp = pdev->sysdata;
9780
9781         if (pcp != NULL) {
9782                 int node = pcp->prom_node;
9783
9784                 if (prom_getproplen(node, "local-mac-address") == 6) {
9785                         prom_getproperty(node, "local-mac-address",
9786                                          dev->dev_addr, 6);
9787                         memcpy(dev->perm_addr, dev->dev_addr, 6);
9788                         return 0;
9789                 }
9790         }
9791         return -ENODEV;
9792 }
9793
9794 static int __devinit tg3_get_default_macaddr_sparc(struct tg3 *tp)
9795 {
9796         struct net_device *dev = tp->dev;
9797
9798         memcpy(dev->dev_addr, idprom->id_ethaddr, 6);
9799         memcpy(dev->perm_addr, idprom->id_ethaddr, 6);
9800         return 0;
9801 }
9802 #endif
9803
9804 static int __devinit tg3_get_device_address(struct tg3 *tp)
9805 {
9806         struct net_device *dev = tp->dev;
9807         u32 hi, lo, mac_offset;
9808
9809 #ifdef CONFIG_SPARC64
9810         if (!tg3_get_macaddr_sparc(tp))
9811                 return 0;
9812 #endif
9813
9814         mac_offset = 0x7c;
9815         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704 &&
9816              !(tp->tg3_flags & TG3_FLG2_SUN_570X)) ||
9817             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780) {
9818                 if (tr32(TG3PCI_DUAL_MAC_CTRL) & DUAL_MAC_CTRL_ID)
9819                         mac_offset = 0xcc;
9820                 if (tg3_nvram_lock(tp))
9821                         tw32_f(NVRAM_CMD, NVRAM_CMD_RESET);
9822                 else
9823                         tg3_nvram_unlock(tp);
9824         }
9825
9826         /* First try to get it from MAC address mailbox. */
9827         tg3_read_mem(tp, NIC_SRAM_MAC_ADDR_HIGH_MBOX, &hi);
9828         if ((hi >> 16) == 0x484b) {
9829                 dev->dev_addr[0] = (hi >>  8) & 0xff;
9830                 dev->dev_addr[1] = (hi >>  0) & 0xff;
9831
9832                 tg3_read_mem(tp, NIC_SRAM_MAC_ADDR_LOW_MBOX, &lo);
9833                 dev->dev_addr[2] = (lo >> 24) & 0xff;
9834                 dev->dev_addr[3] = (lo >> 16) & 0xff;
9835                 dev->dev_addr[4] = (lo >>  8) & 0xff;
9836                 dev->dev_addr[5] = (lo >>  0) & 0xff;
9837         }
9838         /* Next, try NVRAM. */
9839         else if (!(tp->tg3_flags & TG3_FLG2_SUN_570X) &&
9840                  !tg3_nvram_read(tp, mac_offset + 0, &hi) &&
9841                  !tg3_nvram_read(tp, mac_offset + 4, &lo)) {
9842                 dev->dev_addr[0] = ((hi >> 16) & 0xff);
9843                 dev->dev_addr[1] = ((hi >> 24) & 0xff);
9844                 dev->dev_addr[2] = ((lo >>  0) & 0xff);
9845                 dev->dev_addr[3] = ((lo >>  8) & 0xff);
9846                 dev->dev_addr[4] = ((lo >> 16) & 0xff);
9847                 dev->dev_addr[5] = ((lo >> 24) & 0xff);
9848         }
9849         /* Finally just fetch it out of the MAC control regs. */
9850         else {
9851                 hi = tr32(MAC_ADDR_0_HIGH);
9852                 lo = tr32(MAC_ADDR_0_LOW);
9853
9854                 dev->dev_addr[5] = lo & 0xff;
9855                 dev->dev_addr[4] = (lo >> 8) & 0xff;
9856                 dev->dev_addr[3] = (lo >> 16) & 0xff;
9857                 dev->dev_addr[2] = (lo >> 24) & 0xff;
9858                 dev->dev_addr[1] = hi & 0xff;
9859                 dev->dev_addr[0] = (hi >> 8) & 0xff;
9860         }
9861
9862         if (!is_valid_ether_addr(&dev->dev_addr[0])) {
9863 #ifdef CONFIG_SPARC64
9864                 if (!tg3_get_default_macaddr_sparc(tp))
9865                         return 0;
9866 #endif
9867                 return -EINVAL;
9868         }
9869         memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
9870         return 0;
9871 }
9872
9873 #define BOUNDARY_SINGLE_CACHELINE       1
9874 #define BOUNDARY_MULTI_CACHELINE        2
9875
9876 static u32 __devinit tg3_calc_dma_bndry(struct tg3 *tp, u32 val)
9877 {
9878         int cacheline_size;
9879         u8 byte;
9880         int goal;
9881
9882         pci_read_config_byte(tp->pdev, PCI_CACHE_LINE_SIZE, &byte);
9883         if (byte == 0)
9884                 cacheline_size = 1024;
9885         else
9886                 cacheline_size = (int) byte * 4;
9887
9888         /* On 5703 and later chips, the boundary bits have no
9889          * effect.
9890          */
9891         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700 &&
9892             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701 &&
9893             !(tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS))
9894                 goto out;
9895
9896 #if defined(CONFIG_PPC64) || defined(CONFIG_IA64) || defined(CONFIG_PARISC)
9897         goal = BOUNDARY_MULTI_CACHELINE;
9898 #else
9899 #if defined(CONFIG_SPARC64) || defined(CONFIG_ALPHA)
9900         goal = BOUNDARY_SINGLE_CACHELINE;
9901 #else
9902         goal = 0;
9903 #endif
9904 #endif
9905
9906         if (!goal)
9907                 goto out;
9908
9909         /* PCI controllers on most RISC systems tend to disconnect
9910          * when a device tries to burst across a cache-line boundary.
9911          * Therefore, letting tg3 do so just wastes PCI bandwidth.
9912          *
9913          * Unfortunately, for PCI-E there are only limited
9914          * write-side controls for this, and thus for reads
9915          * we will still get the disconnects.  We'll also waste
9916          * these PCI cycles for both read and write for chips
9917          * other than 5700 and 5701 which do not implement the
9918          * boundary bits.
9919          */
9920         if ((tp->tg3_flags & TG3_FLAG_PCIX_MODE) &&
9921             !(tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS)) {
9922                 switch (cacheline_size) {
9923                 case 16:
9924                 case 32:
9925                 case 64:
9926                 case 128:
9927                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
9928                                 val |= (DMA_RWCTRL_READ_BNDRY_128_PCIX |
9929                                         DMA_RWCTRL_WRITE_BNDRY_128_PCIX);
9930                         } else {
9931                                 val |= (DMA_RWCTRL_READ_BNDRY_384_PCIX |
9932                                         DMA_RWCTRL_WRITE_BNDRY_384_PCIX);
9933                         }
9934                         break;
9935
9936                 case 256:
9937                         val |= (DMA_RWCTRL_READ_BNDRY_256_PCIX |
9938                                 DMA_RWCTRL_WRITE_BNDRY_256_PCIX);
9939                         break;
9940
9941                 default:
9942                         val |= (DMA_RWCTRL_READ_BNDRY_384_PCIX |
9943                                 DMA_RWCTRL_WRITE_BNDRY_384_PCIX);
9944                         break;
9945                 };
9946         } else if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) {
9947                 switch (cacheline_size) {
9948                 case 16:
9949                 case 32:
9950                 case 64:
9951                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
9952                                 val &= ~DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE;
9953                                 val |= DMA_RWCTRL_WRITE_BNDRY_64_PCIE;
9954                                 break;
9955                         }
9956                         /* fallthrough */
9957                 case 128:
9958                 default:
9959                         val &= ~DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE;
9960                         val |= DMA_RWCTRL_WRITE_BNDRY_128_PCIE;
9961                         break;
9962                 };
9963         } else {
9964                 switch (cacheline_size) {
9965                 case 16:
9966                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
9967                                 val |= (DMA_RWCTRL_READ_BNDRY_16 |
9968                                         DMA_RWCTRL_WRITE_BNDRY_16);
9969                                 break;
9970                         }
9971                         /* fallthrough */
9972                 case 32:
9973                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
9974                                 val |= (DMA_RWCTRL_READ_BNDRY_32 |
9975                                         DMA_RWCTRL_WRITE_BNDRY_32);
9976                                 break;
9977                         }
9978                         /* fallthrough */
9979                 case 64:
9980                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
9981                                 val |= (DMA_RWCTRL_READ_BNDRY_64 |
9982                                         DMA_RWCTRL_WRITE_BNDRY_64);
9983                                 break;
9984                         }
9985                         /* fallthrough */
9986                 case 128:
9987                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
9988                                 val |= (DMA_RWCTRL_READ_BNDRY_128 |
9989                                         DMA_RWCTRL_WRITE_BNDRY_128);
9990                                 break;
9991                         }
9992                         /* fallthrough */
9993                 case 256:
9994                         val |= (DMA_RWCTRL_READ_BNDRY_256 |
9995                                 DMA_RWCTRL_WRITE_BNDRY_256);
9996                         break;
9997                 case 512:
9998                         val |= (DMA_RWCTRL_READ_BNDRY_512 |
9999                                 DMA_RWCTRL_WRITE_BNDRY_512);
10000                         break;
10001                 case 1024:
10002                 default:
10003                         val |= (DMA_RWCTRL_READ_BNDRY_1024 |
10004                                 DMA_RWCTRL_WRITE_BNDRY_1024);
10005                         break;
10006                 };
10007         }
10008
10009 out:
10010         return val;
10011 }
10012
10013 static int __devinit tg3_do_test_dma(struct tg3 *tp, u32 *buf, dma_addr_t buf_dma, int size, int to_device)
10014 {
10015         struct tg3_internal_buffer_desc test_desc;
10016         u32 sram_dma_descs;
10017         int i, ret;
10018
10019         sram_dma_descs = NIC_SRAM_DMA_DESC_POOL_BASE;
10020
10021         tw32(FTQ_RCVBD_COMP_FIFO_ENQDEQ, 0);
10022         tw32(FTQ_RCVDATA_COMP_FIFO_ENQDEQ, 0);
10023         tw32(RDMAC_STATUS, 0);
10024         tw32(WDMAC_STATUS, 0);
10025
10026         tw32(BUFMGR_MODE, 0);
10027         tw32(FTQ_RESET, 0);
10028
10029         test_desc.addr_hi = ((u64) buf_dma) >> 32;
10030         test_desc.addr_lo = buf_dma & 0xffffffff;
10031         test_desc.nic_mbuf = 0x00002100;
10032         test_desc.len = size;
10033
10034         /*
10035          * HP ZX1 was seeing test failures for 5701 cards running at 33Mhz
10036          * the *second* time the tg3 driver was getting loaded after an
10037          * initial scan.
10038          *
10039          * Broadcom tells me:
10040          *   ...the DMA engine is connected to the GRC block and a DMA
10041          *   reset may affect the GRC block in some unpredictable way...
10042          *   The behavior of resets to individual blocks has not been tested.
10043          *
10044          * Broadcom noted the GRC reset will also reset all sub-components.
10045          */
10046         if (to_device) {
10047                 test_desc.cqid_sqid = (13 << 8) | 2;
10048
10049                 tw32_f(RDMAC_MODE, RDMAC_MODE_ENABLE);
10050                 udelay(40);
10051         } else {
10052                 test_desc.cqid_sqid = (16 << 8) | 7;
10053
10054                 tw32_f(WDMAC_MODE, WDMAC_MODE_ENABLE);
10055                 udelay(40);
10056         }
10057         test_desc.flags = 0x00000005;
10058
10059         for (i = 0; i < (sizeof(test_desc) / sizeof(u32)); i++) {
10060                 u32 val;
10061
10062                 val = *(((u32 *)&test_desc) + i);
10063                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR,
10064                                        sram_dma_descs + (i * sizeof(u32)));
10065                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_DATA, val);
10066         }
10067         pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
10068
10069         if (to_device) {
10070                 tw32(FTQ_DMA_HIGH_READ_FIFO_ENQDEQ, sram_dma_descs);
10071         } else {
10072                 tw32(FTQ_DMA_HIGH_WRITE_FIFO_ENQDEQ, sram_dma_descs);
10073         }
10074
10075         ret = -ENODEV;
10076         for (i = 0; i < 40; i++) {
10077                 u32 val;
10078
10079                 if (to_device)
10080                         val = tr32(FTQ_RCVBD_COMP_FIFO_ENQDEQ);
10081                 else
10082                         val = tr32(FTQ_RCVDATA_COMP_FIFO_ENQDEQ);
10083                 if ((val & 0xffff) == sram_dma_descs) {
10084                         ret = 0;
10085                         break;
10086                 }
10087
10088                 udelay(100);
10089         }
10090
10091         return ret;
10092 }
10093
10094 #define TEST_BUFFER_SIZE        0x2000
10095
10096 static int __devinit tg3_test_dma(struct tg3 *tp)
10097 {
10098         dma_addr_t buf_dma;
10099         u32 *buf, saved_dma_rwctrl;
10100         int ret;
10101
10102         buf = pci_alloc_consistent(tp->pdev, TEST_BUFFER_SIZE, &buf_dma);
10103         if (!buf) {
10104                 ret = -ENOMEM;
10105                 goto out_nofree;
10106         }
10107
10108         tp->dma_rwctrl = ((0x7 << DMA_RWCTRL_PCI_WRITE_CMD_SHIFT) |
10109                           (0x6 << DMA_RWCTRL_PCI_READ_CMD_SHIFT));
10110
10111         tp->dma_rwctrl = tg3_calc_dma_bndry(tp, tp->dma_rwctrl);
10112
10113         if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) {
10114                 /* DMA read watermark not used on PCIE */
10115                 tp->dma_rwctrl |= 0x00180000;
10116         } else if (!(tp->tg3_flags & TG3_FLAG_PCIX_MODE)) {
10117                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705 ||
10118                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750)
10119                         tp->dma_rwctrl |= 0x003f0000;
10120                 else
10121                         tp->dma_rwctrl |= 0x003f000f;
10122         } else {
10123                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
10124                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) {
10125                         u32 ccval = (tr32(TG3PCI_CLOCK_CTRL) & 0x1f);
10126
10127                         if (ccval == 0x6 || ccval == 0x7)
10128                                 tp->dma_rwctrl |= DMA_RWCTRL_ONE_DMA;
10129
10130                         /* Set bit 23 to enable PCIX hw bug fix */
10131                         tp->dma_rwctrl |= 0x009f0000;
10132                 } else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780) {
10133                         /* 5780 always in PCIX mode */
10134                         tp->dma_rwctrl |= 0x00144000;
10135                 } else {
10136                         tp->dma_rwctrl |= 0x001b000f;
10137                 }
10138         }
10139
10140         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
10141             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704)
10142                 tp->dma_rwctrl &= 0xfffffff0;
10143
10144         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
10145             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) {
10146                 /* Remove this if it causes problems for some boards. */
10147                 tp->dma_rwctrl |= DMA_RWCTRL_USE_MEM_READ_MULT;
10148
10149                 /* On 5700/5701 chips, we need to set this bit.
10150                  * Otherwise the chip will issue cacheline transactions
10151                  * to streamable DMA memory with not all the byte
10152                  * enables turned on.  This is an error on several
10153                  * RISC PCI controllers, in particular sparc64.
10154                  *
10155                  * On 5703/5704 chips, this bit has been reassigned
10156                  * a different meaning.  In particular, it is used
10157                  * on those chips to enable a PCI-X workaround.
10158                  */
10159                 tp->dma_rwctrl |= DMA_RWCTRL_ASSERT_ALL_BE;
10160         }
10161
10162         tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
10163
10164 #if 0
10165         /* Unneeded, already done by tg3_get_invariants.  */
10166         tg3_switch_clocks(tp);
10167 #endif
10168
10169         ret = 0;
10170         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700 &&
10171             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701)
10172                 goto out;
10173
10174         /* It is best to perform DMA test with maximum write burst size
10175          * to expose the 5700/5701 write DMA bug.
10176          */
10177         saved_dma_rwctrl = tp->dma_rwctrl;
10178         tp->dma_rwctrl &= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
10179         tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
10180
10181         while (1) {
10182                 u32 *p = buf, i;
10183
10184                 for (i = 0; i < TEST_BUFFER_SIZE / sizeof(u32); i++)
10185                         p[i] = i;
10186
10187                 /* Send the buffer to the chip. */
10188                 ret = tg3_do_test_dma(tp, buf, buf_dma, TEST_BUFFER_SIZE, 1);
10189                 if (ret) {
10190                         printk(KERN_ERR "tg3_test_dma() Write the buffer failed %d\n", ret);
10191                         break;
10192                 }
10193
10194 #if 0
10195                 /* validate data reached card RAM correctly. */
10196                 for (i = 0; i < TEST_BUFFER_SIZE / sizeof(u32); i++) {
10197                         u32 val;
10198                         tg3_read_mem(tp, 0x2100 + (i*4), &val);
10199                         if (le32_to_cpu(val) != p[i]) {
10200                                 printk(KERN_ERR "  tg3_test_dma()  Card buffer corrupted on write! (%d != %d)\n", val, i);
10201                                 /* ret = -ENODEV here? */
10202                         }
10203                         p[i] = 0;
10204                 }
10205 #endif
10206                 /* Now read it back. */
10207                 ret = tg3_do_test_dma(tp, buf, buf_dma, TEST_BUFFER_SIZE, 0);
10208                 if (ret) {
10209                         printk(KERN_ERR "tg3_test_dma() Read the buffer failed %d\n", ret);
10210
10211                         break;
10212                 }
10213
10214                 /* Verify it. */
10215                 for (i = 0; i < TEST_BUFFER_SIZE / sizeof(u32); i++) {
10216                         if (p[i] == i)
10217                                 continue;
10218
10219                         if ((tp->dma_rwctrl & DMA_RWCTRL_WRITE_BNDRY_MASK) !=
10220                             DMA_RWCTRL_WRITE_BNDRY_16) {
10221                                 tp->dma_rwctrl &= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
10222                                 tp->dma_rwctrl |= DMA_RWCTRL_WRITE_BNDRY_16;
10223                                 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
10224                                 break;
10225                         } else {
10226                                 printk(KERN_ERR "tg3_test_dma() buffer corrupted on read back! (%d != %d)\n", p[i], i);
10227                                 ret = -ENODEV;
10228                                 goto out;
10229                         }
10230                 }
10231
10232                 if (i == (TEST_BUFFER_SIZE / sizeof(u32))) {
10233                         /* Success. */
10234                         ret = 0;
10235                         break;
10236                 }
10237         }
10238         if ((tp->dma_rwctrl & DMA_RWCTRL_WRITE_BNDRY_MASK) !=
10239             DMA_RWCTRL_WRITE_BNDRY_16) {
10240                 static struct pci_device_id dma_wait_state_chipsets[] = {
10241                         { PCI_DEVICE(PCI_VENDOR_ID_APPLE,
10242                                      PCI_DEVICE_ID_APPLE_UNI_N_PCI15) },
10243                         { },
10244                 };
10245
10246                 /* DMA test passed without adjusting DMA boundary,
10247                  * now look for chipsets that are known to expose the
10248                  * DMA bug without failing the test.
10249                  */
10250                 if (pci_dev_present(dma_wait_state_chipsets)) {
10251                         tp->dma_rwctrl &= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
10252                         tp->dma_rwctrl |= DMA_RWCTRL_WRITE_BNDRY_16;
10253                 }
10254                 else
10255                         /* Safe to use the calculated DMA boundary. */
10256                         tp->dma_rwctrl = saved_dma_rwctrl;
10257
10258                 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
10259         }
10260
10261 out:
10262         pci_free_consistent(tp->pdev, TEST_BUFFER_SIZE, buf, buf_dma);
10263 out_nofree:
10264         return ret;
10265 }
10266
10267 static void __devinit tg3_init_link_config(struct tg3 *tp)
10268 {
10269         tp->link_config.advertising =
10270                 (ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full |
10271                  ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full |
10272                  ADVERTISED_1000baseT_Half | ADVERTISED_1000baseT_Full |
10273                  ADVERTISED_Autoneg | ADVERTISED_MII);
10274         tp->link_config.speed = SPEED_INVALID;
10275         tp->link_config.duplex = DUPLEX_INVALID;
10276         tp->link_config.autoneg = AUTONEG_ENABLE;
10277         netif_carrier_off(tp->dev);
10278         tp->link_config.active_speed = SPEED_INVALID;
10279         tp->link_config.active_duplex = DUPLEX_INVALID;
10280         tp->link_config.phy_is_low_power = 0;
10281         tp->link_config.orig_speed = SPEED_INVALID;
10282         tp->link_config.orig_duplex = DUPLEX_INVALID;
10283         tp->link_config.orig_autoneg = AUTONEG_INVALID;
10284 }
10285
10286 static void __devinit tg3_init_bufmgr_config(struct tg3 *tp)
10287 {
10288         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
10289                 tp->bufmgr_config.mbuf_read_dma_low_water =
10290                         DEFAULT_MB_RDMA_LOW_WATER_5705;
10291                 tp->bufmgr_config.mbuf_mac_rx_low_water =
10292                         DEFAULT_MB_MACRX_LOW_WATER_5705;
10293                 tp->bufmgr_config.mbuf_high_water =
10294                         DEFAULT_MB_HIGH_WATER_5705;
10295
10296                 tp->bufmgr_config.mbuf_read_dma_low_water_jumbo =
10297                         DEFAULT_MB_RDMA_LOW_WATER_JUMBO_5780;
10298                 tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo =
10299                         DEFAULT_MB_MACRX_LOW_WATER_JUMBO_5780;
10300                 tp->bufmgr_config.mbuf_high_water_jumbo =
10301                         DEFAULT_MB_HIGH_WATER_JUMBO_5780;
10302         } else {
10303                 tp->bufmgr_config.mbuf_read_dma_low_water =
10304                         DEFAULT_MB_RDMA_LOW_WATER;
10305                 tp->bufmgr_config.mbuf_mac_rx_low_water =
10306                         DEFAULT_MB_MACRX_LOW_WATER;
10307                 tp->bufmgr_config.mbuf_high_water =
10308                         DEFAULT_MB_HIGH_WATER;
10309
10310                 tp->bufmgr_config.mbuf_read_dma_low_water_jumbo =
10311                         DEFAULT_MB_RDMA_LOW_WATER_JUMBO;
10312                 tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo =
10313                         DEFAULT_MB_MACRX_LOW_WATER_JUMBO;
10314                 tp->bufmgr_config.mbuf_high_water_jumbo =
10315                         DEFAULT_MB_HIGH_WATER_JUMBO;
10316         }
10317
10318         tp->bufmgr_config.dma_low_water = DEFAULT_DMA_LOW_WATER;
10319         tp->bufmgr_config.dma_high_water = DEFAULT_DMA_HIGH_WATER;
10320 }
10321
10322 static char * __devinit tg3_phy_string(struct tg3 *tp)
10323 {
10324         switch (tp->phy_id & PHY_ID_MASK) {
10325         case PHY_ID_BCM5400:    return "5400";
10326         case PHY_ID_BCM5401:    return "5401";
10327         case PHY_ID_BCM5411:    return "5411";
10328         case PHY_ID_BCM5701:    return "5701";
10329         case PHY_ID_BCM5703:    return "5703";
10330         case PHY_ID_BCM5704:    return "5704";
10331         case PHY_ID_BCM5705:    return "5705";
10332         case PHY_ID_BCM5750:    return "5750";
10333         case PHY_ID_BCM5752:    return "5752";
10334         case PHY_ID_BCM5780:    return "5780";
10335         case PHY_ID_BCM8002:    return "8002/serdes";
10336         case 0:                 return "serdes";
10337         default:                return "unknown";
10338         };
10339 }
10340
10341 static struct pci_dev * __devinit tg3_find_5704_peer(struct tg3 *tp)
10342 {
10343         struct pci_dev *peer;
10344         unsigned int func, devnr = tp->pdev->devfn & ~7;
10345
10346         for (func = 0; func < 8; func++) {
10347                 peer = pci_get_slot(tp->pdev->bus, devnr | func);
10348                 if (peer && peer != tp->pdev)
10349                         break;
10350                 pci_dev_put(peer);
10351         }
10352         if (!peer || peer == tp->pdev)
10353                 BUG();
10354
10355         /*
10356          * We don't need to keep the refcount elevated; there's no way
10357          * to remove one half of this device without removing the other
10358          */
10359         pci_dev_put(peer);
10360
10361         return peer;
10362 }
10363
10364 static void __devinit tg3_init_coal(struct tg3 *tp)
10365 {
10366         struct ethtool_coalesce *ec = &tp->coal;
10367
10368         memset(ec, 0, sizeof(*ec));
10369         ec->cmd = ETHTOOL_GCOALESCE;
10370         ec->rx_coalesce_usecs = LOW_RXCOL_TICKS;
10371         ec->tx_coalesce_usecs = LOW_TXCOL_TICKS;
10372         ec->rx_max_coalesced_frames = LOW_RXMAX_FRAMES;
10373         ec->tx_max_coalesced_frames = LOW_TXMAX_FRAMES;
10374         ec->rx_coalesce_usecs_irq = DEFAULT_RXCOAL_TICK_INT;
10375         ec->tx_coalesce_usecs_irq = DEFAULT_TXCOAL_TICK_INT;
10376         ec->rx_max_coalesced_frames_irq = DEFAULT_RXCOAL_MAXF_INT;
10377         ec->tx_max_coalesced_frames_irq = DEFAULT_TXCOAL_MAXF_INT;
10378         ec->stats_block_coalesce_usecs = DEFAULT_STAT_COAL_TICKS;
10379
10380         if (tp->coalesce_mode & (HOSTCC_MODE_CLRTICK_RXBD |
10381                                  HOSTCC_MODE_CLRTICK_TXBD)) {
10382                 ec->rx_coalesce_usecs = LOW_RXCOL_TICKS_CLRTCKS;
10383                 ec->rx_coalesce_usecs_irq = DEFAULT_RXCOAL_TICK_INT_CLRTCKS;
10384                 ec->tx_coalesce_usecs = LOW_TXCOL_TICKS_CLRTCKS;
10385                 ec->tx_coalesce_usecs_irq = DEFAULT_TXCOAL_TICK_INT_CLRTCKS;
10386         }
10387
10388         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
10389                 ec->rx_coalesce_usecs_irq = 0;
10390                 ec->tx_coalesce_usecs_irq = 0;
10391                 ec->stats_block_coalesce_usecs = 0;
10392         }
10393 }
10394
10395 static int __devinit tg3_init_one(struct pci_dev *pdev,
10396                                   const struct pci_device_id *ent)
10397 {
10398         static int tg3_version_printed = 0;
10399         unsigned long tg3reg_base, tg3reg_len;
10400         struct net_device *dev;
10401         struct tg3 *tp;
10402         int i, err, pci_using_dac, pm_cap;
10403
10404         if (tg3_version_printed++ == 0)
10405                 printk(KERN_INFO "%s", version);
10406
10407         err = pci_enable_device(pdev);
10408         if (err) {
10409                 printk(KERN_ERR PFX "Cannot enable PCI device, "
10410                        "aborting.\n");
10411                 return err;
10412         }
10413
10414         if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) {
10415                 printk(KERN_ERR PFX "Cannot find proper PCI device "
10416                        "base address, aborting.\n");
10417                 err = -ENODEV;
10418                 goto err_out_disable_pdev;
10419         }
10420
10421         err = pci_request_regions(pdev, DRV_MODULE_NAME);
10422         if (err) {
10423                 printk(KERN_ERR PFX "Cannot obtain PCI resources, "
10424                        "aborting.\n");
10425                 goto err_out_disable_pdev;
10426         }
10427
10428         pci_set_master(pdev);
10429
10430         /* Find power-management capability. */
10431         pm_cap = pci_find_capability(pdev, PCI_CAP_ID_PM);
10432         if (pm_cap == 0) {
10433                 printk(KERN_ERR PFX "Cannot find PowerManagement capability, "
10434                        "aborting.\n");
10435                 err = -EIO;
10436                 goto err_out_free_res;
10437         }
10438
10439         /* Configure DMA attributes. */
10440         err = pci_set_dma_mask(pdev, 0xffffffffffffffffULL);
10441         if (!err) {
10442                 pci_using_dac = 1;
10443                 err = pci_set_consistent_dma_mask(pdev, 0xffffffffffffffffULL);
10444                 if (err < 0) {
10445                         printk(KERN_ERR PFX "Unable to obtain 64 bit DMA "
10446                                "for consistent allocations\n");
10447                         goto err_out_free_res;
10448                 }
10449         } else {
10450                 err = pci_set_dma_mask(pdev, 0xffffffffULL);
10451                 if (err) {
10452                         printk(KERN_ERR PFX "No usable DMA configuration, "
10453                                "aborting.\n");
10454                         goto err_out_free_res;
10455                 }
10456                 pci_using_dac = 0;
10457         }
10458
10459         tg3reg_base = pci_resource_start(pdev, 0);
10460         tg3reg_len = pci_resource_len(pdev, 0);
10461
10462         dev = alloc_etherdev(sizeof(*tp));
10463         if (!dev) {
10464                 printk(KERN_ERR PFX "Etherdev alloc failed, aborting.\n");
10465                 err = -ENOMEM;
10466                 goto err_out_free_res;
10467         }
10468
10469         SET_MODULE_OWNER(dev);
10470         SET_NETDEV_DEV(dev, &pdev->dev);
10471
10472         if (pci_using_dac)
10473                 dev->features |= NETIF_F_HIGHDMA;
10474         dev->features |= NETIF_F_LLTX;
10475 #if TG3_VLAN_TAG_USED
10476         dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
10477         dev->vlan_rx_register = tg3_vlan_rx_register;
10478         dev->vlan_rx_kill_vid = tg3_vlan_rx_kill_vid;
10479 #endif
10480
10481         tp = netdev_priv(dev);
10482         tp->pdev = pdev;
10483         tp->dev = dev;
10484         tp->pm_cap = pm_cap;
10485         tp->mac_mode = TG3_DEF_MAC_MODE;
10486         tp->rx_mode = TG3_DEF_RX_MODE;
10487         tp->tx_mode = TG3_DEF_TX_MODE;
10488         tp->mi_mode = MAC_MI_MODE_BASE;
10489         if (tg3_debug > 0)
10490                 tp->msg_enable = tg3_debug;
10491         else
10492                 tp->msg_enable = TG3_DEF_MSG_ENABLE;
10493
10494         /* The word/byte swap controls here control register access byte
10495          * swapping.  DMA data byte swapping is controlled in the GRC_MODE
10496          * setting below.
10497          */
10498         tp->misc_host_ctrl =
10499                 MISC_HOST_CTRL_MASK_PCI_INT |
10500                 MISC_HOST_CTRL_WORD_SWAP |
10501                 MISC_HOST_CTRL_INDIR_ACCESS |
10502                 MISC_HOST_CTRL_PCISTATE_RW;
10503
10504         /* The NONFRM (non-frame) byte/word swap controls take effect
10505          * on descriptor entries, anything which isn't packet data.
10506          *
10507          * The StrongARM chips on the board (one for tx, one for rx)
10508          * are running in big-endian mode.
10509          */
10510         tp->grc_mode = (GRC_MODE_WSWAP_DATA | GRC_MODE_BSWAP_DATA |
10511                         GRC_MODE_WSWAP_NONFRM_DATA);
10512 #ifdef __BIG_ENDIAN
10513         tp->grc_mode |= GRC_MODE_BSWAP_NONFRM_DATA;
10514 #endif
10515         spin_lock_init(&tp->lock);
10516         spin_lock_init(&tp->tx_lock);
10517         spin_lock_init(&tp->indirect_lock);
10518         INIT_WORK(&tp->reset_task, tg3_reset_task, tp);
10519
10520         tp->regs = ioremap_nocache(tg3reg_base, tg3reg_len);
10521         if (tp->regs == 0UL) {
10522                 printk(KERN_ERR PFX "Cannot map device registers, "
10523                        "aborting.\n");
10524                 err = -ENOMEM;
10525                 goto err_out_free_dev;
10526         }
10527
10528         tg3_init_link_config(tp);
10529
10530         tp->rx_pending = TG3_DEF_RX_RING_PENDING;
10531         tp->rx_jumbo_pending = TG3_DEF_RX_JUMBO_RING_PENDING;
10532         tp->tx_pending = TG3_DEF_TX_RING_PENDING;
10533
10534         dev->open = tg3_open;
10535         dev->stop = tg3_close;
10536         dev->get_stats = tg3_get_stats;
10537         dev->set_multicast_list = tg3_set_rx_mode;
10538         dev->set_mac_address = tg3_set_mac_addr;
10539         dev->do_ioctl = tg3_ioctl;
10540         dev->tx_timeout = tg3_tx_timeout;
10541         dev->poll = tg3_poll;
10542         dev->ethtool_ops = &tg3_ethtool_ops;
10543         dev->weight = 64;
10544         dev->watchdog_timeo = TG3_TX_TIMEOUT;
10545         dev->change_mtu = tg3_change_mtu;
10546         dev->irq = pdev->irq;
10547 #ifdef CONFIG_NET_POLL_CONTROLLER
10548         dev->poll_controller = tg3_poll_controller;
10549 #endif
10550
10551         err = tg3_get_invariants(tp);
10552         if (err) {
10553                 printk(KERN_ERR PFX "Problem fetching invariants of chip, "
10554                        "aborting.\n");
10555                 goto err_out_iounmap;
10556         }
10557
10558         tg3_init_bufmgr_config(tp);
10559
10560 #if TG3_TSO_SUPPORT != 0
10561         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO) {
10562                 tp->tg3_flags2 |= TG3_FLG2_TSO_CAPABLE;
10563         }
10564         else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
10565             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701 ||
10566             tp->pci_chip_rev_id == CHIPREV_ID_5705_A0 ||
10567             (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) != 0) {
10568                 tp->tg3_flags2 &= ~TG3_FLG2_TSO_CAPABLE;
10569         } else {
10570                 tp->tg3_flags2 |= TG3_FLG2_TSO_CAPABLE;
10571         }
10572
10573         /* TSO is off by default, user can enable using ethtool.  */
10574 #if 0
10575         if (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE)
10576                 dev->features |= NETIF_F_TSO;
10577 #endif
10578
10579 #endif
10580
10581         if (tp->pci_chip_rev_id == CHIPREV_ID_5705_A1 &&
10582             !(tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE) &&
10583             !(tr32(TG3PCI_PCISTATE) & PCISTATE_BUS_SPEED_HIGH)) {
10584                 tp->tg3_flags2 |= TG3_FLG2_MAX_RXPEND_64;
10585                 tp->rx_pending = 63;
10586         }
10587
10588         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704)
10589                 tp->pdev_peer = tg3_find_5704_peer(tp);
10590
10591         err = tg3_get_device_address(tp);
10592         if (err) {
10593                 printk(KERN_ERR PFX "Could not obtain valid ethernet address, "
10594                        "aborting.\n");
10595                 goto err_out_iounmap;
10596         }
10597
10598         /*
10599          * Reset chip in case UNDI or EFI driver did not shutdown
10600          * DMA self test will enable WDMAC and we'll see (spurious)
10601          * pending DMA on the PCI bus at that point.
10602          */
10603         if ((tr32(HOSTCC_MODE) & HOSTCC_MODE_ENABLE) ||
10604             (tr32(WDMAC_MODE) & WDMAC_MODE_ENABLE)) {
10605                 pci_save_state(tp->pdev);
10606                 tw32(MEMARB_MODE, MEMARB_MODE_ENABLE);
10607                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
10608         }
10609
10610         err = tg3_test_dma(tp);
10611         if (err) {
10612                 printk(KERN_ERR PFX "DMA engine test failed, aborting.\n");
10613                 goto err_out_iounmap;
10614         }
10615
10616         /* Tigon3 can do ipv4 only... and some chips have buggy
10617          * checksumming.
10618          */
10619         if ((tp->tg3_flags & TG3_FLAG_BROKEN_CHECKSUMS) == 0) {
10620                 dev->features |= NETIF_F_SG | NETIF_F_IP_CSUM;
10621                 tp->tg3_flags |= TG3_FLAG_RX_CHECKSUMS;
10622         } else
10623                 tp->tg3_flags &= ~TG3_FLAG_RX_CHECKSUMS;
10624
10625         if (tp->tg3_flags2 & TG3_FLG2_IS_5788)
10626                 dev->features &= ~NETIF_F_HIGHDMA;
10627
10628         /* flow control autonegotiation is default behavior */
10629         tp->tg3_flags |= TG3_FLAG_PAUSE_AUTONEG;
10630
10631         tg3_init_coal(tp);
10632
10633         /* Now that we have fully setup the chip, save away a snapshot
10634          * of the PCI config space.  We need to restore this after
10635          * GRC_MISC_CFG core clock resets and some resume events.
10636          */
10637         pci_save_state(tp->pdev);
10638
10639         err = register_netdev(dev);
10640         if (err) {
10641                 printk(KERN_ERR PFX "Cannot register net device, "
10642                        "aborting.\n");
10643                 goto err_out_iounmap;
10644         }
10645
10646         pci_set_drvdata(pdev, dev);
10647
10648         printk(KERN_INFO "%s: Tigon3 [partno(%s) rev %04x PHY(%s)] (PCI%s:%s:%s) %sBaseT Ethernet ",
10649                dev->name,
10650                tp->board_part_number,
10651                tp->pci_chip_rev_id,
10652                tg3_phy_string(tp),
10653                ((tp->tg3_flags & TG3_FLAG_PCIX_MODE) ? "X" : ""),
10654                ((tp->tg3_flags & TG3_FLAG_PCI_HIGH_SPEED) ?
10655                 ((tp->tg3_flags & TG3_FLAG_PCIX_MODE) ? "133MHz" : "66MHz") :
10656                 ((tp->tg3_flags & TG3_FLAG_PCIX_MODE) ? "100MHz" : "33MHz")),
10657                ((tp->tg3_flags & TG3_FLAG_PCI_32BIT) ? "32-bit" : "64-bit"),
10658                (tp->tg3_flags & TG3_FLAG_10_100_ONLY) ? "10/100" : "10/100/1000");
10659
10660         for (i = 0; i < 6; i++)
10661                 printk("%2.2x%c", dev->dev_addr[i],
10662                        i == 5 ? '\n' : ':');
10663
10664         printk(KERN_INFO "%s: RXcsums[%d] LinkChgREG[%d] "
10665                "MIirq[%d] ASF[%d] Split[%d] WireSpeed[%d] "
10666                "TSOcap[%d] \n",
10667                dev->name,
10668                (tp->tg3_flags & TG3_FLAG_RX_CHECKSUMS) != 0,
10669                (tp->tg3_flags & TG3_FLAG_USE_LINKCHG_REG) != 0,
10670                (tp->tg3_flags & TG3_FLAG_USE_MI_INTERRUPT) != 0,
10671                (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) != 0,
10672                (tp->tg3_flags & TG3_FLAG_SPLIT_MODE) != 0,
10673                (tp->tg3_flags2 & TG3_FLG2_NO_ETH_WIRE_SPEED) == 0,
10674                (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE) != 0);
10675         printk(KERN_INFO "%s: dma_rwctrl[%08x]\n",
10676                dev->name, tp->dma_rwctrl);
10677
10678         return 0;
10679
10680 err_out_iounmap:
10681         if (tp->regs) {
10682                 iounmap(tp->regs);
10683                 tp->regs = 0;
10684         }
10685
10686 err_out_free_dev:
10687         free_netdev(dev);
10688
10689 err_out_free_res:
10690         pci_release_regions(pdev);
10691
10692 err_out_disable_pdev:
10693         pci_disable_device(pdev);
10694         pci_set_drvdata(pdev, NULL);
10695         return err;
10696 }
10697
10698 static void __devexit tg3_remove_one(struct pci_dev *pdev)
10699 {
10700         struct net_device *dev = pci_get_drvdata(pdev);
10701
10702         if (dev) {
10703                 struct tg3 *tp = netdev_priv(dev);
10704
10705                 unregister_netdev(dev);
10706                 if (tp->regs) {
10707                         iounmap(tp->regs);
10708                         tp->regs = 0;
10709                 }
10710                 free_netdev(dev);
10711                 pci_release_regions(pdev);
10712                 pci_disable_device(pdev);
10713                 pci_set_drvdata(pdev, NULL);
10714         }
10715 }
10716
10717 static int tg3_suspend(struct pci_dev *pdev, pm_message_t state)
10718 {
10719         struct net_device *dev = pci_get_drvdata(pdev);
10720         struct tg3 *tp = netdev_priv(dev);
10721         int err;
10722
10723         if (!netif_running(dev))
10724                 return 0;
10725
10726         tg3_netif_stop(tp);
10727
10728         del_timer_sync(&tp->timer);
10729
10730         tg3_full_lock(tp, 1);
10731         tg3_disable_ints(tp);
10732         tg3_full_unlock(tp);
10733
10734         netif_device_detach(dev);
10735
10736         tg3_full_lock(tp, 0);
10737         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
10738         tg3_full_unlock(tp);
10739
10740         err = tg3_set_power_state(tp, pci_choose_state(pdev, state));
10741         if (err) {
10742                 tg3_full_lock(tp, 0);
10743
10744                 tg3_init_hw(tp);
10745
10746                 tp->timer.expires = jiffies + tp->timer_offset;
10747                 add_timer(&tp->timer);
10748
10749                 netif_device_attach(dev);
10750                 tg3_netif_start(tp);
10751
10752                 tg3_full_unlock(tp);
10753         }
10754
10755         return err;
10756 }
10757
10758 static int tg3_resume(struct pci_dev *pdev)
10759 {
10760         struct net_device *dev = pci_get_drvdata(pdev);
10761         struct tg3 *tp = netdev_priv(dev);
10762         int err;
10763
10764         if (!netif_running(dev))
10765                 return 0;
10766
10767         pci_restore_state(tp->pdev);
10768
10769         err = tg3_set_power_state(tp, 0);
10770         if (err)
10771                 return err;
10772
10773         netif_device_attach(dev);
10774
10775         tg3_full_lock(tp, 0);
10776
10777         tg3_init_hw(tp);
10778
10779         tp->timer.expires = jiffies + tp->timer_offset;
10780         add_timer(&tp->timer);
10781
10782         tg3_netif_start(tp);
10783
10784         tg3_full_unlock(tp);
10785
10786         return 0;
10787 }
10788
10789 static struct pci_driver tg3_driver = {
10790         .name           = DRV_MODULE_NAME,
10791         .id_table       = tg3_pci_tbl,
10792         .probe          = tg3_init_one,
10793         .remove         = __devexit_p(tg3_remove_one),
10794         .suspend        = tg3_suspend,
10795         .resume         = tg3_resume
10796 };
10797
10798 static int __init tg3_init(void)
10799 {
10800         return pci_module_init(&tg3_driver);
10801 }
10802
10803 static void __exit tg3_cleanup(void)
10804 {
10805         pci_unregister_driver(&tg3_driver);
10806 }
10807
10808 module_init(tg3_init);
10809 module_exit(tg3_cleanup);