2 * include/asm-xtensa/cacheflush.h
4 * This file is subject to the terms and conditions of the GNU General Public
5 * License. See the file "COPYING" in the main directory of this archive
8 * (C) 2001 - 2007 Tensilica Inc.
11 #ifndef _XTENSA_CACHEFLUSH_H
12 #define _XTENSA_CACHEFLUSH_H
17 #include <asm/processor.h>
21 * Lo-level routines for cache flushing.
23 * invalidate data or instruction cache:
25 * __invalidate_icache_all()
26 * __invalidate_icache_page(adr)
27 * __invalidate_dcache_page(adr)
28 * __invalidate_icache_range(from,size)
29 * __invalidate_dcache_range(from,size)
33 * __flush_dcache_page(adr)
35 * flush and invalidate data cache:
37 * __flush_invalidate_dcache_all()
38 * __flush_invalidate_dcache_page(adr)
39 * __flush_invalidate_dcache_range(from,size)
41 * specials for cache aliasing:
43 * __flush_invalidate_dcache_page_alias(vaddr,paddr)
44 * __invalidate_icache_page_alias(vaddr,paddr)
47 extern void __invalidate_dcache_all(void);
48 extern void __invalidate_icache_all(void);
49 extern void __invalidate_dcache_page(unsigned long);
50 extern void __invalidate_icache_page(unsigned long);
51 extern void __invalidate_icache_range(unsigned long, unsigned long);
52 extern void __invalidate_dcache_range(unsigned long, unsigned long);
55 #if XCHAL_DCACHE_IS_WRITEBACK
56 extern void __flush_invalidate_dcache_all(void);
57 extern void __flush_dcache_page(unsigned long);
58 extern void __flush_dcache_range(unsigned long, unsigned long);
59 extern void __flush_invalidate_dcache_page(unsigned long);
60 extern void __flush_invalidate_dcache_range(unsigned long, unsigned long);
62 # define __flush_dcache_range(p,s) do { } while(0)
63 # define __flush_dcache_page(p) do { } while(0)
64 # define __flush_invalidate_dcache_page(p) __invalidate_dcache_page(p)
65 # define __flush_invalidate_dcache_range(p,s) __invalidate_dcache_range(p,s)
68 #if defined(CONFIG_MMU) && (DCACHE_WAY_SIZE > PAGE_SIZE)
69 extern void __flush_invalidate_dcache_page_alias(unsigned long, unsigned long);
71 static inline void __flush_invalidate_dcache_page_alias(unsigned long virt,
72 unsigned long phys) { }
74 #if defined(CONFIG_MMU) && (ICACHE_WAY_SIZE > PAGE_SIZE)
75 extern void __invalidate_icache_page_alias(unsigned long, unsigned long);
77 static inline void __invalidate_icache_page_alias(unsigned long virt,
78 unsigned long phys) { }
82 * We have physically tagged caches - nothing to do here -
83 * unless we have cache aliasing.
85 * Pages can get remapped. Because this might change the 'color' of that page,
86 * we have to flush the cache before the PTE is changed.
87 * (see also Documentation/cachetlb.txt)
90 #if (DCACHE_WAY_SIZE > PAGE_SIZE)
92 #define flush_cache_all() \
94 __flush_invalidate_dcache_all(); \
95 __invalidate_icache_all(); \
98 #define flush_cache_mm(mm) flush_cache_all()
99 #define flush_cache_dup_mm(mm) flush_cache_mm(mm)
101 #define flush_cache_vmap(start,end) flush_cache_all()
102 #define flush_cache_vunmap(start,end) flush_cache_all()
104 #define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1
105 extern void flush_dcache_page(struct page*);
106 extern void flush_cache_range(struct vm_area_struct*, ulong, ulong);
107 extern void flush_cache_page(struct vm_area_struct*, unsigned long, unsigned long);
111 #define flush_cache_all() do { } while (0)
112 #define flush_cache_mm(mm) do { } while (0)
113 #define flush_cache_dup_mm(mm) do { } while (0)
115 #define flush_cache_vmap(start,end) do { } while (0)
116 #define flush_cache_vunmap(start,end) do { } while (0)
118 #define flush_dcache_page(page) do { } while (0)
120 #define flush_cache_page(vma,addr,pfn) do { } while (0)
121 #define flush_cache_range(vma,start,end) do { } while (0)
125 /* Ensure consistency between data and instruction cache. */
126 #define flush_icache_range(start,end) \
128 __flush_dcache_range(start, (end) - (start)); \
129 __invalidate_icache_range(start,(end) - (start)); \
132 /* This is not required, see Documentation/cachetlb.txt */
133 #define flush_icache_page(vma,page) do { } while (0)
135 #define flush_dcache_mmap_lock(mapping) do { } while (0)
136 #define flush_dcache_mmap_unlock(mapping) do { } while (0)
138 #if (DCACHE_WAY_SIZE > PAGE_SIZE)
140 extern void copy_to_user_page(struct vm_area_struct*, struct page*,
141 unsigned long, void*, const void*, unsigned long);
142 extern void copy_from_user_page(struct vm_area_struct*, struct page*,
143 unsigned long, void*, const void*, unsigned long);
147 #define copy_to_user_page(vma, page, vaddr, dst, src, len) \
149 memcpy(dst, src, len); \
150 __flush_dcache_range((unsigned long) dst, len); \
151 __invalidate_icache_range((unsigned long) dst, len); \
154 #define copy_from_user_page(vma, page, vaddr, dst, src, len) \
155 memcpy(dst, src, len)
159 #define XTENSA_CACHEBLK_LOG2 29
160 #define XTENSA_CACHEBLK_SIZE (1 << XTENSA_CACHEBLK_LOG2)
161 #define XTENSA_CACHEBLK_MASK (7 << XTENSA_CACHEBLK_LOG2)
163 #if XCHAL_HAVE_CACHEATTR
164 static inline u32 xtensa_get_cacheattr(void)
167 asm volatile(" rsr %0, CACHEATTR" : "=a"(r));
171 static inline u32 xtensa_get_dtlb1(u32 addr)
173 u32 r = addr & XTENSA_CACHEBLK_MASK;
174 return r | ((xtensa_get_cacheattr() >> (r >> (XTENSA_CACHEBLK_LOG2-2)))
178 static inline u32 xtensa_get_dtlb1(u32 addr)
181 asm volatile(" rdtlb1 %0, %1" : "=a"(r) : "a"(addr));
182 asm volatile(" dsync");
186 static inline u32 xtensa_get_cacheattr(void)
191 a -= XTENSA_CACHEBLK_SIZE;
192 r = (r << 4) | (xtensa_get_dtlb1(a) & 0xF);
198 static inline int xtensa_need_flush_dma_source(u32 addr)
200 return (xtensa_get_dtlb1(addr) & ((1 << XCHAL_CA_BITS) - 1)) >= 4;
203 static inline int xtensa_need_invalidate_dma_destination(u32 addr)
205 return (xtensa_get_dtlb1(addr) & ((1 << XCHAL_CA_BITS) - 1)) != 2;
208 static inline void flush_dcache_unaligned(u32 addr, u32 size)
212 cnt = (size + ((XCHAL_DCACHE_LINESIZE - 1) & addr)
213 + XCHAL_DCACHE_LINESIZE - 1) / XCHAL_DCACHE_LINESIZE;
215 asm volatile(" dhwb %0, 0" : : "a"(addr));
216 addr += XCHAL_DCACHE_LINESIZE;
218 asm volatile(" dsync");
222 static inline void invalidate_dcache_unaligned(u32 addr, u32 size)
226 asm volatile(" dhwbi %0, 0 ;" : : "a"(addr));
227 cnt = (size + ((XCHAL_DCACHE_LINESIZE - 1) & addr)
228 - XCHAL_DCACHE_LINESIZE - 1) / XCHAL_DCACHE_LINESIZE;
230 asm volatile(" dhi %0, %1" : : "a"(addr),
231 "n"(XCHAL_DCACHE_LINESIZE));
232 addr += XCHAL_DCACHE_LINESIZE;
234 asm volatile(" dhwbi %0, %1" : : "a"(addr),
235 "n"(XCHAL_DCACHE_LINESIZE));
236 asm volatile(" dsync");
240 static inline void flush_invalidate_dcache_unaligned(u32 addr, u32 size)
244 cnt = (size + ((XCHAL_DCACHE_LINESIZE - 1) & addr)
245 + XCHAL_DCACHE_LINESIZE - 1) / XCHAL_DCACHE_LINESIZE;
247 asm volatile(" dhwbi %0, 0" : : "a"(addr));
248 addr += XCHAL_DCACHE_LINESIZE;
250 asm volatile(" dsync");
254 #endif /* __KERNEL__ */
255 #endif /* _XTENSA_CACHEFLUSH_H */