SAFE public projects git trees. - safe/jmp/linux-2.6/blob - arch/mips/mti-malta/malta-platform.c

   1 /*
   2  * This file is subject to the terms and conditions of the GNU General Public
   3  * License.  See the file "COPYING" in the main directory of this archive
   4  * for more details.
   5  *
   6  * Copyright (C) 2006, 07 MIPS Technologies, Inc.
   7  *   written by Ralf Baechle (ralf@linux-mips.org)
   8  *     written by Ralf Baechle <ralf@linux-mips.org>
   9  *
  10  * Copyright (C) 2008 Wind River Systems, Inc.
  11  *   updated by Tiejun Chen <tiejun.chen@windriver.com>
  12  *
  13  * 1. Probe driver for the Malta's UART ports:
  14  *
  15  *   o 2 ports in the SMC SuperIO
  16  *   o 1 port in the CBUS UART, a discrete 16550 which normally is only used
  17  *     for bringups.
  18  *
  19  * We don't use 8250_platform.c on Malta as it would result in the CBUS
  20  * UART becoming ttyS0.
  21  *
  22  * 2. Register RTC-CMOS platform device on Malta.
  23  */
  24 #include <linux/init.h>
  25 #include <linux/serial_8250.h>
  26 #include <linux/mc146818rtc.h>
  27 #include <linux/module.h>
  28 #include <linux/mtd/partitions.h>
  29 #include <linux/mtd/physmap.h>
  30 #include <linux/platform_device.h>
  31 #include <mtd/mtd-abi.h>
  32
  33 #define SMC_PORT(base, int)                                             \
  34 {                                                                       \
  35         .iobase         = base,                                         \
  36         .irq            = int,                                          \
  37         .uartclk        = 1843200,                                      \
  38         .iotype         = UPIO_PORT,                                    \
  39         .flags          = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST,            \
  40         .regshift       = 0,                                            \
  41 }
  42
  43 #define CBUS_UART_FLAGS (UPF_BOOT_AUTOCONF | UPF_SKIP_TEST | UPF_IOREMAP)
  44
  45 static struct plat_serial8250_port uart8250_data[] = {
  46         SMC_PORT(0x3F8, 4),
  47         SMC_PORT(0x2F8, 3),
  48         {
  49                 .mapbase        = 0x1f000900,   /* The CBUS UART */
  50                 .irq            = MIPS_CPU_IRQ_BASE + 2,
  51                 .uartclk        = 3686400,      /* Twice the usual clk! */
  52                 .iotype         = UPIO_MEM32,
  53                 .flags          = CBUS_UART_FLAGS,
  54                 .regshift       = 3,
  55         },
  56         { },
  57 };
  58
  59 static struct platform_device malta_uart8250_device = {
  60         .name                   = "serial8250",
  61         .id                     = PLAT8250_DEV_PLATFORM,
  62         .dev                    = {
  63                 .platform_data  = uart8250_data,
  64         },
  65 };
  66
  67 struct resource malta_rtc_resources[] = {
  68         {
  69                 .start  = RTC_PORT(0),
  70                 .end    = RTC_PORT(7),
  71                 .flags  = IORESOURCE_IO,
  72         }, {
  73                 .start  = RTC_IRQ,
  74                 .end    = RTC_IRQ,
  75                 .flags  = IORESOURCE_IRQ,
  76         }
  77 };
  78
  79 static struct platform_device malta_rtc_device = {
  80         .name           = "rtc_cmos",
  81         .id             = -1,
  82         .resource       = malta_rtc_resources,
  83         .num_resources  = ARRAY_SIZE(malta_rtc_resources),
  84 };
  85
  86 static struct mtd_partition malta_mtd_partitions[] = {
  87         {
  88                 .name =         "YAMON",
  89                 .offset =       0x0,
  90                 .size =         0x100000,
  91                 .mask_flags =   MTD_WRITEABLE
  92         }, {
  93                 .name =         "User FS",
  94                 .offset =       0x100000,
  95                 .size =         0x2e0000
  96         }, {
  97                 .name =         "Board Config",
  98                 .offset =       0x3e0000,
  99                 .size =         0x020000,
 100                 .mask_flags =   MTD_WRITEABLE
 101         }
 102 };
 103
 104 static struct physmap_flash_data malta_flash_data = {
 105         .width          = 4,
 106         .nr_parts       = ARRAY_SIZE(malta_mtd_partitions),
 107         .parts          = malta_mtd_partitions
 108 };
 109
 110 static struct resource malta_flash_resource = {
 111         .start          = 0x1e000000,
 112         .end            = 0x1e3fffff,
 113         .flags          = IORESOURCE_MEM
 114 };
 115
 116 static struct platform_device malta_flash_device = {
 117         .name           = "physmap-flash",
 118         .id             = 0,
 119         .dev            = {
 120                 .platform_data  = &malta_flash_data,
 121         },
 122         .num_resources  = 1,
 123         .resource       = &malta_flash_resource,
 124 };
 125
 126 static struct platform_device *malta_devices[] __initdata = {
 127         &malta_uart8250_device,
 128         &malta_rtc_device,
 129         &malta_flash_device,
 130 };
 131
 132 static int __init malta_add_devices(void)
 133 {
 134         int err;
 135
 136         err = platform_add_devices(malta_devices, ARRAY_SIZE(malta_devices));
 137         if (err)
 138                 return err;
 139
 140         /*
 141          * Set RTC to BCD mode to support current alarm code.
 142          */
 143         CMOS_WRITE(CMOS_READ(RTC_CONTROL) & ~RTC_DM_BINARY, RTC_CONTROL);
 144
 145         return 0;
 146 }
 147
 148 device_initcall(malta_add_devices);